Proceedings

Fourth ACM & IEEE International Conference on Formal Methods and Models for Co-Design
MEMOCODE’06

July 27-30, 2006

Napa, California

Sponsored by
ACM SIG on Design Automation
IEEE Circuits and Systems Society
IEEE Computer Society
IEEE Council on EDA

With financial support from
IUCRP/UC Discovery
Bluespec
Nokia Corporation
Synopsys
# Table of Contents

*Fourth ACM and IEEE International Conference on Formal Methods for Co-Design*

Message from the Chairs ............................................................................................................. iii

Conference Organizers and Program Committee Members ...................................................... iv

**Keynote Talk I**  
Chair: Sandeep Shukla, Virginia Tech

Games for Formal Design and Verification of Reactive Systems .............................................. 3  
*Rajeev Alur, University of Pennsylvania*

**Session I: Model Checking**  
Chair: Franco Fummi, University of Verona

Analyzing Tabular Requirements Specifications Using Infinite State Model Checking .................. 7  
*Tevfik Bultan, University of California, Santa Barbara, and Constance Helmejeyes, Naval Research Laboratory*

Mixed Symbolic Representations for Model Checking Software Programs .............................. 17  
*Zijiang Yang, Western Michigan University, Chao Wang, Aarti Gupta, and Franjo Ivančić, NEC Laboratories America*

Component-Based Hardware/Software Co-Verification ............................................................ 27  
*Fei Xie, Guowu Yang, and Xiaoyu Song, Portland State University*

**Session II: Rule-based HW Design**  
Chair: James Browne, University of Texas, Austin

A Rule-based Model of Computation for SystemC: Integrating SystemC and Bluespec for Co-Design..... 39  
*Hiren D. Patel, Sandeep K. Shukla, Virginia Tech, Elliot Mednick, and Rishiyar S. Nikhil, Bluespec*

Low-Power Hardware Synthesis from TRS-based Specifications ............................................... 49  
*Gaurav Singh and Sandeep K. Shukla, Virginia Tech*

802.11a Transmitter: A Case Study in Microarchitectural Exploration ........................................ 59  
*Nirav Dave, Michael Pellauer, Steve Gerding, and Arvind, Massachusetts Institute of Technology*

**Session III: Hardware Verification**  
Chair: Tevfik Bultan, University of California, Santa Barbara

Automatic Decomposition for Sequential Equivalence Checking of System Level and RTL Descriptions 71  
*Shobha Vasudevan, University of Texas at Austin, Vinod Viswanath, Intel Corporation, Jacob A. Abraham, and Jiain Tu, University of Texas at Austin*

A verified development of hardware using CSP||B ...................................................................... 81  
*Attar McGowan and Steve Schneider, University of Surrey*

**Panel I: Nano-Computing: Do we need New Formal Approaches to Co-Design?** ...................... 85  
Chair: Sandeep Shukla, Virginia Tech  
*Panelists: Maya Gokhale, Los Alamos National Laboratory  
Alvin Lebeck, Duke University  
Michael Hsiao, Virginia Tech*

**Keynote Talk II**  
Chair: Jens Palsberg, University of California, Los Angeles

Scalable Program Analysis Using Boolean Satisfiability ........................................................... 89  
*Alex Aiken, Stanford University*
Session IV: Transaction-level Modeling
Chair: Masahiro Fujita, University of Tokyo

Execution Semantics and Formalisms for Multi-Abstraction TLM Assertions .................................................. 93
Wolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Veleen, and Michael Hull, Infineon Technologies AG

A Methodology for Abstracting RTL Designs into TL Descriptions ................................................................. 103
Nicola Bombieri, Franco Funmi, and Graziano Pravadelli, University of Verona

Using Reo for Formal Specification and Verification of System Designs ............................................................ 113
Niloofar Razavi and Marjan Sirjani, University of Tehran and IPM

Panel II: Programming Models and Languages for SoC-Implemented Architectures ............................. 125
Chair: Rajesh Gupta, University of California, San Diego
Panelists: Arvind, MIT
Krste Asanovic, MIT
Satnam Singh, Microsoft
Kees Vissers, Xilinx

Session V: Time and Clocks
Chair: Gerard Berry, Esterel Technologies

Specifying and Proving Properties of Timed I/O Automata in the TIOA Toolkit .................................................. 129
Myla Archer, Naval Research Laboratory, HongPing Lim, Nancy Lynch, Sayan Mitra, and Shinya Umeno, Massachusetts Institute of Technology

Reliable Design with Multiple Clock Domains ................................................................................................. 139
Ed Czech, Ravi Nanavati, and Joe Stoy, Bluespec, Inc.

The System/1 Approach to System-Level Design .......................................................................................... 149
Flavio Gruian, Lund Institute of Technology; Partha Roop, Zoran Salsic, and Ivan Rudolevic, The University of Auckland

Keynote Talk III
Chair: James C. Hoe, Carnegie Mellon University

Integrating Design and Verification – From Simple Idea to Practical System .................................................... 161
Carl Seger, Intel Corporation

Session VI: Scheduling and Analysis
Chair: Constance Heitmeyer, Naval Research Laboratory

Efficient Code Generation from Synchronous Programs .................................................................................. 165
Klaus Schneider, Jens Brandt, and Eric Vecchié, University of Kaiserslautern

Latency-Insensitive Design and Central Repetitive Scheduling .................................................................... 175
Julien Basararin, Robert de Simone, and Jean-Vivien Millo, IRINIA

A Scenario-Aware Data Flow Model for Combined Long-Run Average and Worst-Case Performance Analysis .............................................................................................................. 185
R D Theelen, MC W Goelen, T Bexten, Eindhoven University of Technology, J PM Voeten, Eindhoven University of Technology and Embedded Systems Institute, S V Gheorghita, and S. Stuijk, Eindhoven University of Technology
Poster Presentations, Abstracts

Chair: Arvind, Massachusetts Institute of Technology

Equivalence Checking: A Rule-Based Approach.................................................................197
Masahiro Fujita, University of Tokyo, Subash Shankar, City University of New York, and Sasaki Shunsuke, University of Tokyo

Formal Methods for checking Realizability of Coalitions in 3-party systems......................198
Ansuman Banerjee, Pallab Dasgupta, and P.P. Chakrabarti, Indian Institute of Technology Kharagpur

A Semantic-Driven Synthesis Flow for Platform-Based Design........................................199
Qi Zhu, Abhijit Dave, and Alberto Sangiovanni-Vincentelli, University of California at Berkeley

Assertion checking of control dominated systems with nonlinear solvers ..........................200
I. Ugarte and P. Sanchez, University of Cantabria

Compositional Interaction Specifications for SystemC.......................................................201
F. Doucet, University of California, San Diego, R.K. Shyamasundar, IBM India Research Lab, New Delhi, I.H. Krueger, and R. Gupta, University of California, San Diego

R-SHIM: Deterministic Concurrency with Recursion and Shared Variables.........................202
Olivier Tardieu and Stephen A. Edwards, Columbia University

Author Index ..........................................................................................................................203