Proceedings

The 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems

Arlington, Virginia, USA
October 4-6, 2006

Los Alamitos, California
Washington • Tokyo
Table of Contents: DFT 2006

21st IEEE International Symposium on
Defect and Fault-Tolerance in VLSI Systems

Message from the Symposium Chairs _______________ xi

Invited Talk

Single-Event-Upset Trends in Advanced CMOS Technologies

David Heidel

Session 1: Adaptive Design and Gate Level Redundancy

Adaptive Design for Performance-Optimized Robustness

Ramyanshu Datta, Jacob Abraham, Abdulkadir Utku Diril,
Abhijit Chatterjee, and Kevin Nowka

Employing On-Chip Jitter Test Circuit for Phase Locked Loop Self-Calibration

Tian Xia, Stephen Wyatt, and Rupert Ho

Improving Yield and Defect Tolerance in Multifunction Subthreshold CMOS Gates

Kristian Granhaug and Snorre Aunet

Gate Failures Effectively Shape Multiplexing

Valeriu Beiu, Walid Ibrahim,
Yaser Ali Alkhawwar, and Mawahib Sulieman

Session 2: Delay Test

Test Generation for Open Defects in CMOS Circuits

Narendra Devta-Prasanna, Arun Gunda,
Prabhakaran Krishnamurthy, Sudhakar Reddy, and Irith Pomeranz

Implicit Critical PDF Test Generation with Maximal Test Efficiency

Kyriakos Christou, Maria Michael, and Spyros Tragoudas

Selecting High-Quality Delay Tests for Manufacturing Test and Debug

Hangkyu Lee, Suryaprakash Natarajan,
Srinivas Patil, and Irith Pomeranz
Session 3: Emerging Technologies

Testing Reversible 1D Arrays for Molecular QCA
Xiaojun Ma, Jing Huang, Cecilia Metra, and Fabrizio Lombardi

Efficient and Robust Delay-Insensitive QCA
(Quantum-Dot Cellular Automata) Design
Minsu Choi, Myungsu Choi, Zachary Patitz, and Nohpill Park

Error Tolerance of DNA Self-Assembly by Monomer Concentration Control
Yong-Bin Kim, Byunghyun Jang, and Fabrizio Lombardi

Inherited Redundancy and Configurability Utilization for
Repairing Nanowire Crossbars with Clustered Defects
Minsu Choi, Yadunandana Yellambalase, and Yong-Bin Kim

A Reconfiguration-Based Defect Tolerance Method for Nanoscale Devices
Mohammad Tehranipoor and Reza Rad

Session 4: Test Compression

Reducing ATE Bandwidth and Memory Requirements:
A Diagnosis Friendly Scan Test Response Compactor
Sverre Wichlund, Frank Berntsen, and Einar J Aas

A Novel Methodology for Functional Test Data Compression by ATE
Hamidreza Hashempoor and Fabrizio Lombardi

Low-Cost IP Core Test Using Multiple-Mode Loading Scan
Chain and Scan Chain Clusters
Toshinori Takabatake, Gang Zeng, Youhua Shi, and Hideo Ito

An Efficient Scan Chain Partitioning Scheme with Reduction of
Test Data Under Routing Constraint
Geewhun Seok, Il-Soo Lee, Tony Ambler, and Baxter F. Womack

Invited Talk

Reconfiguration-Based Defect Tolerance for Microfluidic Biochips
Krishnendu Chakrabarty
Session 5: Defect Tolerance and Error Correction

Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC

Vijay Jain and Glenn Chapman

Fuse Area Reduction Based on Quantitative Yield Analysis and Effective Chip Cost

Akhil Garg and Prashant Dubey

Low-Density Triple-Erasure Correcting Codes for Dependable Distributed Storage Systems

Haruhiko Kaneko, Eiji Fujiwara, and Hiroyuki Ohde

Modified Triple Modular Redundancy Structure Based on Asynchronous Circuit Technique

Gong Rui, Chen Wei, Liu Fang, Dai Kui, and Wang Zhiying

Session 6: BIST and Pseudo-Functional Test

Low Power SoC Memory BIST

Yuejian Wu and Andre Ivanov

Synthesis of Efficient Linear Test Pattern Generators

Avijit Dutta and Nur Touba

An Approach to Minimizing Functional Constraints

Abhijit Jas, Yi-Shing Chang, and Sreejit Chakravarty

Session 7: Reliability Evaluation and Analysis

Reliability Evaluation of Repairable/Reconfigurable FPGAs

Marco Ottavi, Salvatore Pontarelli, Vamsi Vankamamidi, Adelio Salsano, and Fabrizio Lombardi

Reliability Analysis of Self-Repairable MEMS Accelerometer

Xingguo Xiong, Yu-Liang Wu, and Wen-Ben Jone

Timing Failure Analysis of Commercial CPUs under Operating Stress

Gwan Choi and Sanghoan Chang

Real Time Fault Injection Using Enhanced OCD—A Performance Analysis

Andre Fidalgo, Gustavo Alves, and Jose Ferreira
Session 8: Approaches for Soft Errors

Combined Software and Hardware Techniques for the Design of Reliable IP Processors
Cristiana Bolchini, Antonio Miele, Maurizio Rebaudengo, Donatella Sciuto, Luca Sterpone, and Massimo Violante

Low-Cost Hardening of Image Processing Applications against Soft Errors
Ilia Polian, Bernd Becker, Masato Nakazato, Satoshi Ohtake, and Hideo Fujiwara

Online Hardening of Programs against SEUs and SETs
Carlos Lisbôa, Luigi Carro, Matteo Reorda, and Massimo Violante

Session 9: Interactive Papers

Equivalent $I_{DQO}$ Tests for Systems with Regulated Power Supply
Chuen-Song Chen, Jien-Chung Lo, and Tian Xia

Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
Ondřej Novák, Zdeněk Pliva, Jiří Jeniček, Zbyněk Mader, and Michal Jarkovský

Bilateral Testing of Nano-Scale Fault-Tolerant Circuits
Lei Fang and Michael Hsiao

A Metric of Tolerance for the Manufacturing Defects of Threshold Logic Gates
Sandeep Dechu, Spyros Tragoudas, and Manoj Kumar Goparaju

Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit
Yoichi Sasaki, Kazuteru Namba, and Hideo Ito

Influence of Resistive Bridging Fault on Crosstalk Coupling Effects in On-Chip Aggressor-Victim Interconnects
Kishore Kumar Duganapalli, Ajoy Kumar Palit, and Walter Anheier

SET Fault Tolerant Combinational Circuits Based on Majority Logic
Carlos Lisboa, Lorenzo Petroli, Alisson Michels, Fernanda Kastensmidt, and Luigi Carro

An Improved Reconfiguration Method for Degradable Processor Arrays Using Genetic Algorithm
Yusuke Fukushima, Masaru Fukushi, and Susumu Horiguchi

A Built-In Redundancy-Analysis Scheme for Self-Repairable RAMS with Two-Level Redundancy
Jin-Fu Li, Yu-Jen Huang, and Da-Ming Chang
Design and Evaluation of a Hardware On-Line Program-Flow Checker for Embedded Microcontrollers

Marco Ottavi, Salvatore Pontarelli, Alessandro Leandri, and Adelio Salsano

Recovery Mechanisms for Dual Core Architectures

Christian El Salloum, Andreas Steininger, Peter Tummeltshammer, and Werner Harter

A Software-Based Error Detection Technique Using Encoded Signatures

Yasser Sedaghat, Seyed Ghassem Miremadi, and Mahdi Fazeli

Session 10: Diagnosis

Effective Post-BIST Fault Diagnosis for Multiple Faults

Hiroshi Takahashi, Shuhei Kadoyama, Yoshinobu Higami, Yuzo Takamatsu, Koji Yamazaki, Takashi Aikyo, and Yasuo Sato

Fault Diagnosis of Analog Circuits Based on Adaptive Test and Output Characteristics

Yukiya Miura and Jiro Kato

Scan-Based Delay Fault Tests for Diagnosis of Transition Faults

Irith Pomeranz and Sudhakar Reddy

Enhancing Diagnosis Resolution for Delay Faults by Path Extension Method

Ying-Yen Chen and Jing-Jia Liou

Session 11: Defect and Fault Tolerance in Sensors and NOCs

On-Line Mapping of In-Field Defects in Image Sensor Arrays

Jozsef Dudas, Cory Jung, Linda Wu, Glenn Chapman, Israel Koren, and Zahava Koren

Fault Tolerant Active Pixel Sensors in 0.18 and 0.35 Micron Technologies

Glenn Chapman, Michelle La Haye, Cory Jung, David Chen, and Jozsef Dudas

NoC Interconnect Yield Improvement Using Crosspoint Redundancy

Cristian Grecu, Partha Pratim Pande, André Ivanov, and Res Saleh

Design of Low Power and Reliable Networks on Chip through Joint Crosstalk Avoidance and Forward Error Correction Coding

Partha Pratim Pande, Amlan Ganguly, Brett Feero, Benjamin Belzer, and Cristian Grecu
Session 12: Test Techniques

Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving 477
   Zhiyuan He, Zebo Peng, Petru Elea, Paul Rosinger, and Bashir Al-Hashimi

Load Board Designs Using Compound Dot Technique and Phase Detector for Hierarchical ATE Calibrations 486
   Yong-Bin Kim, Fengming Zhang, Warren Necoechea, Peter Reiter, and Fabrizio Lombardi

Multi-Site and Multi-Probe Substrate Testing on an ATE 495
   Xiaojun Ma and Fabrizio Lombardi

Session 13: Processor Checking and Jitter

Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream 507
   Shantanu Dutt, Federico Rota, and Sahithi Krishna

The Filter Checker: An Active Verification Management Approach 516
   Joonhyuk Yoo and Manoj Franklin

Effect of Process Variation on the Performance of Phase Frequency Detector 525
   Nandakumar Venugopal, Nihal Shastry, and Shambhu Upadhyaya

Data Dependent Jitter Characterization Based on Fourier Analysis 534
   Di Mu, Tian Xia, and Hao Zheng

Session 14: Fault Tolerant Designs

A 3-Port Register File Design for Improved Fault Tolerance on Resistive Defects in Core-Cells 545
   Lushan Liu, Ramalingam Sridhar, and Shambhu Upadhyaya

A Multiple-Weight-and-Neuron-Fault Tolerant Digital Multilayer Neural Network 554
   Tadayoshi Horita, Takuro Murata, and Itsuo Takanami

VLSI Implementation of a Fault-Tolerant Distributed Clock Generation 563
   Gottfried Fuchs, Markus Ferringer, Andreas Steininger, and Gerald Kempf

Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard 572
   Arash Reyhani-Masoleh and Mehran Mozaffari Kermani

Author Index 581