16th International Conference on
Parallel Architecture and Compilation Techniques
PACT 2007

15-19 September 2007
Brasov, Romania

Sponsored by

EMIC (European Microsoft Innovation Center), Google, IBM Research, Intel, NSF,
IEEE CS, IEEE TCPP, IEEE TCCA, SIGARCH, IFIP WG 10.3,
Transilvania University of Brasov, Parasol Lab,
Department of Computer Science and the College of Engineering
at Texas A&M University
Hardware Track (Session 1): Systems

Architectural Support for the Stream Execution Model on General-Purpose Processors ........................................ 3
Jayanth Gummaraju, Mattan Erez, Joel Coburn, Mendel Rosenblum, and William J. Dally

A Flexible Heterogeneous Multi-core Architecture ....................................................................................................... 13
Miquel Pericas, Ruben Gonzalez, Adrian Cristal, Francisco J. Cazorla, Daniel A. Jimenez, and Mateo Valero

Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler ................ 25
Alexandra Fedorova, Margo Seltzer, and Michael D. Smith

Software Track (Session 2): Pipelining

Software-Pipelining on Multi-core Architectures ........................................................................................................ 39
Alban Douillet and Guang R. Gao

Speculative Decoupled Software Pipelining .................................................................................................................. 49
Neil Vachharajani, Ram Rangan, Easwaran Raman, Matthew J. Bridges, Guilherme Ottoni, and David I. August

Rotating Register Allocation for Enhanced Pipeline Scheduling ....................................................................................... 60
Suhyun Kim and Soo-Mook Moon

Hardware Track (Session 3): Verification & Security

Unified Architectural Support for Soft-Error Protection or Software Bug Detection ............................................. 73
Martin Dimitrov and Huiyang Zhou

Verification-Aware Microprocessor Design ..................................................................................................................... 83
Anita Lungu and Daniel J. Sorin

i²SEMS: Interconnects-Independent Security Enhanced Shared Memory Multiprocessor Systems .......... 94
Manhee Lee, Minseon Ahn, and Eun Jung Kim

Error Detection Using Dynamic Dataflow Verification ............................................................................................... 104
Albert Meixner and Daniel J. Sorin
Software Track (Session 4): Optimizations

Extending Object-Oriented Optimizations for Concurrent Programs ........................................................ 119
  Kelly Heffner, David Tarditi, and Michael D. Smith

Language and Virtual Machine Support for Efficient Fine-Grained Futures in Java ........................................ 130
  Lingli Zhang, Chandra Krintz, and Priya Nagpurkar

Call-Chain Software Instruction Prefetching in J2EE Server Applications .......................................................... 140
  Priya Nagpurkar, Harold W. Cain, Mauricio Serrano, Jong-Deok Choi, and Chandra Krintz

Detecting Change in Program Behavior for Adaptive Optimization .......................................................... 150
  Nitzan Peleg and Bilha Mendelson

Hardware Track (Session 5): Saving Energy

Reducing Energy Consumption of On-Chip Networks through a Hybrid Compiler/Runtime Approach ....................... 163
  Guangyu Chen, Feihui Li, and Mahmut Kandemir

An Energy Efficient Parallel Architecture Using Near Threshold Operation .................................................. 175
  Ronald G. Dreslinski, Bo Zhai, Trevor Mudge, David Blaauw, and Dennis Sylvester

Software Track (Session 6): Algorithms

AA-Sort: A New Parallel Sorting Algorithm for Multi-core SIMD Processors ............................................ 189
  Hiroshi Inoue, Takao Moriyama, Hideaki Komatsu, and Toshio Nakatani

The Fault Tolerant Parallel Algorithm: The Parallel Recomputing Based Failure Recovery .................... 199
  Xuejun Yang, Yunfei Du, Panfeng Wang, Hongyi Fu, Jia Jia, Zhiyuan Wang, and Guang Suo

Hardware Track (Session 7): Processors

Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking ........ 213
  Brian Greskamp and Josep Torrellas

Early Register Release for Out-of-Order Processors with Register Windows .............................................. 225
  Eduardo Quinones, Joan-Manuel Parcerisa, and Antonio Gonzalez

L1 Cache Filtering Through Random Selection of Memory References .................................................. 235
  Yoav Etsion and Dror G. Feitelson

Effective Management of DRAM Bandwidth in Multicore Processors ...................................................... 245
  Nauman Rafique, Won-Taek Lim, and Mithuna Thottethodi

Software Track (Session 8): Compilers

A Loop Correlation Technique to Improve Performance Auditing ............................................................ 259
  Jeremy Lau, Matthew Arnold, Michael Hind, and Brad Calder

Latency Hiding in Multi-threading and Multi-processing of Network Applications .................................. 270
  Xiaofeng Guo, Jinquan Dai, Long Li, Zhiyuan Lv, and Prashant R. Chandra
Introducing Control Flow into Vectorized Code

Jaewook Shin

Automatic Correction of Loop Transformations

Nicolas Vasilache, Albert Cohen, and Louis-Nöel Pouchet

Hardware Track (Session 9): Modeling & Measurement

FAME: FAirly MEasuring Multithreaded Architectures

Javier Vera, Francisco J. Cazorla, Alex Pajuelo, Oliveira J. Santana, Enrique Fernandez, and Mateo Valero

CIGAR: Application Partitioning for a CPU/Coprocessor Architecture

John H. Kelm, Isaac Gelado, Mark J. Murphy, Nacho Navarro, Steve Lumetta, and Wen-mei Hwu

Using Predictive Modeling for Cross-Program Design Space Exploration in Multicore Systems

Salman Khan, Polychronis Xekalakis, John Cavazos, and Marcelo Cintra

CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms

Li Zhao, Ravi Iyer, Ramesh Illikkal, Jaideep Moses, Srihari Makineni, and Don Newell

Software Track (Session 10): Transactional Memory & Locks

Component-Based Lock Allocation

Richard L. Halpert, Christopher J. F. Pickett, and Clark Verbrugge

JudoSTM: A Dynamic Binary-Rewriting Approach to Software Transactional Memory

Marek Olszewski, Jeremy Cutler, and J. Gregory Steffan

The OpenTM Transactional Application Programming Interface

Woongki Baek, Chi Cao Minh, Martin Trautmann, Christos Kozyrakis, and Kunle Olukotun

A Study of a Transactional Parallel Routing Algorithm

Ian Watson, Chris Kirkham, and Mikel Luján

Poster Abstracts

Ring Prediction for Non-Uniform Cache Architectures

Sayaka Akioka, Feihui Li, Mahmut Kandemir, Padma Raghavan, and Mary Jane Irwin

Source Level Merging of Independent Programs

Yosi Ben Asher and Moshe Yuda

Studying the Impact of Synchronization Frequency on Scheduling Tasks with Dependencies in Heterogeneous Systems

F. M. Ciorba, I. Riakiotakis, G. Papakonstantinou, T. Andronikos, and A. T. Chronopoulos

Fast Prototyping of Complex Signal and Image Processing Applications on SOC using Homogenous Network of Communicating Processors

Lionel Damez and Jean Pierre Dérujin

Stream Scheduling: A Framework to Manage Bulk Operations in a Memory Hierarchy

Abhishek Das and William J. Dally
Studying Compiler Microarchitecture Interactions through Interval Analysis
Stijn Eyerman, Lieven Eeckhout, and James E. Smith

FastForward for Efficient Pipeline Parallelism
John Giacomoni, Tipp Moseley, and Manish Vachharajani

The Automatic Transformation of Linked List Data Structures
Sven Groot, Harmen L.A. van der Spek, Erwin M. Bakker, and Harry A.G. Wijshoff

Trace-Based Automatic Padding for Locality Improvement with Correlative Data Visualization Interface
Marco Höbbel, Thomas Rauber, and Carsten Scholtes

A New Parallel Gauss-Seidel Method by Iteration Space Alternate Tiling
Changjun Hu, Jilin Zhang, Jue Wang, Jianjiang Li, and Liang Ding

Performance Portable Optimizations for Loops Containing Communication Operations
Costin Iancu, Wei Chen, and Katherine Yelick

Exploring the Application Behavior Space Using Parameterized Synthetic Benchmarks
Ajay M. Joshi, Lieven Eeckhout, and Lizy K. John

Studying Asynchronous Shared Memory Computations
Simo Juvaste

Fast Track: Supporting Unsafe Optimizations with Software Speculation
Kirk Kelsey, Chengliang Zhang, and Chen Ding

Hybrid Specialization: A Trade-Off between Static and Dynamic Specialization
Minhaj Ahmad Khan, Henri-Pierre Charles, and Denis Barthou

Rate-Driven Control of Resizable Caches for Highly Threaded SMT Processors
Sonia Lopez, Steven Dropsho, David H. Albonesi, Oscar Garnica, and Juan Lanchares

Redesigning Parallel Symbolic Computations Packages
Georgiana Macariu, Marc Frîncu, Alexandru Cârstea, Dana Petcu, and Andrei Eckstein

MLP-Aware Dynamic Cache Partitioning
Miquel Moretó, Francisco J. Cazorla, Alex Ramirez, and Mateo Valero

A Lightweight Model for Software Thread-Level Speculation (TLS)
Cosmin E. Oancea and Alan Mycroft

HelperCoreDB: Exploiting Multicore Technology for Databases
Kostas Papadopoulos, Kyriakos Stavrou, and Pedro Trancoso

Data Structure Exploration of Dynamic Applications
L. Papadopoulos, C. Baloukas, D. Soudris, K. Potamianos, and N. Voros

Dynamic Cache Placement with Two-Level Mapping to Reduce Conflict Misses
Kaushik Rajan, R. Govindarajan, and Bharadwaj Amrutur

Runahead Threads: Reducing Resource Contention in SMT Processors
Tanausú Ramirez, Alex Pajuelo, Oliverio J. Santana, and Mateo Valero
Reducing the Impact of Process Variability with Prefetching and Criticality-Based Resource Allocation ................................................................. 424
   Bogdan F. Romanescu, Michael E. Bauer, Daniel J. Sorin, and Sule Ozev

Drug Design on the Cell BroadBand Engine .................................................. 425
   Harald Servat, Cecilia Gonzalez, Xavier Aguilar, Daniel Cabrera, and Daniel Jimenez

Bridging Inputs and Program Dynamic Behavior ........................................ 426
   Xipeng Shen and Feng Mao

Power-Aware Compiler Controllable Chip Multiprocessor .......................... 427
   Hiroaki Shikano, Jun Shirako, Yasutaka Wada, Keiji Kimura, and Hironori Kasahara

RSTM: A Relaxed Consistency Software Transactional Memory on Multicores .......................................................... 428
   Jaswanth Sreeram, Romain Cledat, Tushar Kumar, and Santosh Pande

VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors ............................. 429
   R. Ubal, J. Sahuquillo, S. Petit, P. López, and J. Duato

A Scalable Low Power Store Queue for Large Instruction Window Superscalar Processors ................ 430
   Rajesh Vivekanandham and R. Govindarajan

Adapting to Intermittent Faults in Future Multicore Systems ...................... 431
   Philip M. Wells, Koushik Chakraborty, and Gurindar S. Sohi

A Phase-Adaptive Approach to Increasing Cache Performance ................... 432
   Matthew A. Watkins, Sally A. McKee, and Lambert Schaelicke

Compiler Optimizations for Fault Tolerance Software Checking .................. 433
   Jing Yu and María Jesús Garzarán

Optimizing Bandwidth Constraint through Register Interconnection for Stream Processors .......... 434
   Weihua Zhang, Tao Bao, Binyu Zang, and Chuanqi Zhu

Author Index ........................................................................................................ 435