TABLE OF CONTENTS

SESSION 1: COPPER/LOW-K

Semiconductor Industry Economic Outlook - Trends and Forecasts ................................................. 1
David Anderson

Thermal and Electrical Instability of Copper/Low-k Interconnects: A New Failure ......................... 43
Seung H. Kang, Agere Systems

Packaging Effect on Reliability for Cu/Low-k Damascene Structures ........................................... 69
Paul S. Ho, University of Texas at Austin

Sources of Reliability Failure in Low-k/Cu Integration and Strategies for Characterization ................ 109
Choong-Un Kim, University of Texas at Arlington

Down Scaling of Ta-Based Cu Diffusion Barriers: A Red Brick Wall is Getting Cracks ............ 133
Manfred Engelhardt, Infineon

Leakage, Breakdown, and TDDB Characteristics of Porous Low-k Silica-based Interconnect Dielectrics ................................................................................................................. 183
Ennis Ogawa, Texas Instruments

SESSION 2: HIGH-K GATE DIELECTRICS

Hf-based High-k Dielectrics and Devices .......................................................................................... 204
Jack C. Lee, University of Texas at Austin

Electronic Structure of High-k Alternative Gate Dielectrics .......................................................... 236
Gerald Lucovsky, North Carolina State University

Charge Trapping, Negative Bias Temperature Instability (NBTI) and Breakdown Related Reliability Issues in High-k Gate Dielectric Stacks .......................................................... 269
Sufi Zafar, IBM

Major Issues in Implementing Hf-based Dielectrics ........................................................................ 296
Sri B. Samavedam, Motorola

SESSION 3: SILICON/PACKAGING INTERACTIONS

Electromigration in Flip Chip Solder Joints ....................................................................................... 326
King-Ning Tu, UCLA

Influence of Solder Reaction Across Solder Joint ............................................................................ 363
Kejun Zeng, TI

Compliant High I/O Density Interconnects ....................................................................................... 383
Suresh K. Sitaraman, Georgia Institute of Technology
Next Generation Imaging for Electronic Packages ................................................................. 433
Gay Samuelson, Intel

Silicon-Level Design for Reliability, Power Fidelity and Signal Integrity Based on
System-Level Modeling ........................................................................................................ 456
Benjamin Beker, Texas Instruments, Inc.

SESSION 4: METAL GATES

Dual Metal Gate Selection Issues .......................................................................................... 471
Veena Misra, North Carolina State University

Intrinsic Limitations on the Performance and Reliability of High-k Gate Dielectrics .......... 500
Gerald Lucovsky, North Carolina State University

Thermally Robust Metal Gate Electrodes with Tunable Work Function for
Advanced CMOS Devices ...................................................................................................... 532
Dim-Lee Kwong, University of Texas at Austin

Charge Trapping Measurements and Their Application to High-k Gate Stack
Evaluation ................................................................................................................................ 565
Chadwin Young, North Carolina State University

Performance and Reliability of the Sub-100nm FDSOI with High-k and Metal Gate .......... 593
Bich-Yen Nguyen, Motorola, Inc.

Author Index