Table of Contents

Message from the General and Program Chairs .......................................................... xiii
Symposium Committees ........................................................................................................ xiv

KEYNOTE PAPERS

Adaptive Reliable Chips—Reconfigurable Computing in the Nano Era................................................ 1
Jürgen Becker, Karlsruhe Institute of Technology-KIT, Germany

Emerging Concepts in Non-volatile Memory Technologies—Era of Resistance Switching Memories................................................................. 3
Christophe Muller, IM2NP, Institut Matériaux Microélectronique et Nanosciences de Provence, UMR CNRS 6242, Ecole Polytechnique Universitaire de Marseille, France
REGULAR PAPERS

Design of Arithmetic VLSI Circuits

Arithmetic Data Path Optimization Using Borrow-Save Representation ................................................................. 4
Sophie Belloeil, Roselyne Chotin-Avot, and Habib Mehrez

Design of Robust and High-Performance 1-Bit CMOS Full Adder
for Nanometer Design ................................................................................................................................................ 10
Omid Kavehei, Mostafa Rahimi Azghadi, Keivan Navi, and Amir-Pasha Mirbaha

Architecture and SoC Design

Benchmarking Domain Specific Processors: A Case Study of Evaluating
a Smart Card Processor Design ................................................................................................................................ 16
Zhonglei Wang, Thomas Wild, Stefan Rüping, and Bernhard Lippmann

Determining the Optimal Number of Islands in Power Islands Synthesis ................................................................. 22
Deniz Dal and Nazanin Mansouri

Emerging Technologies

Defect Tolerance Inspired by Artificial Evolution ........................................................................................................ 28
Asbjørn Djupdal and Pauline C. Haddow

Reliability of n-Bit Nanotechnology Adder .................................................................................................................. 34
Ismo Hänninen and Jarmo Takala

Spintronic Device Based Non-volatile Low Standby Power SRAM .................................................................................. 40
Weisheng Zhao, Eric Belhaire, Claude Chappert, and Pascale Mazoyer

Heterogeneous System Design

Application of Bottom-Up Methodology to RTW VCO .................................................................................................. 46

A Closed-Loop Architecture with Digital Output for Convective Accelerometers ......................................................... 51
O. Leman, L. Latorre, F. Mailly, and P. Nouet

A CMOS Multi-sensor System for 3D Orientation Determination .................................................................................. 57
B. Alandry, N. Dumas, L. Latorre, F. Mailly, and P. Nouet

Low Power Design I

FSMD Partitioning for Low Power Using ILP ................................................................................................................ 63
Nainesh Agarwal and Nikitas Dimopoulos

Uncriticality-Directed Low-Power Instruction Scheduling ............................................................................................ 69
Shingo Watanabe and Toshinori Sato
Smart-NICs: Power Proxying for Reduced Power Consumption in Network
Karthikeyan Sabhanatarajan, Ann Gordon-Ross, Mark Oden, Mukund Navada,
and Alan George

BTB Access Filtering: A Low Energy and High Performance Design
Shuai Wang, Jie Hu, and Sotirios G. Ziavras

**Multiprocessor SoC**

A Novel Multiple Core Co-processor Architecture for Efficient Server-Based
Public Key Cryptographic Applications
Ralf Laue, H. Gregor Molter, Felix Rieder, Sorin A. Huss, and Kartik Saxena

System Level Design Space Exploration for Multiprocessor System on Chip
Issam Maalej, Guy Gogniat, Jean Luc Philippe, and Mohamed Abid

A Novel System-Level On-Chip Resource Allocation Method for Manycore Architectures
Theocharis Theocharides, Maria K. Michael, Marios Polycarpou, and Ajit Dingankar

**Low Power Design II**

Low Power High Performance Digitally Assisted Pipelined ADC
Bahar Jalali Farahani and Anand Meruva

A Novel Low-Power Clock Skew Compensation Circuit
Rong Ji, Liang Chen, Gang Luo, Xianjun Zeng, Junfeng Zhang, and Yingjie Feng

High Speed Ultra Low Voltage CMOS Inverter
Yngvar Berg, Omid Mirmotahari, Johannes Goplen Lomsdalen, and Snorre Aunet

A Novel Encoding Scheme for Delay and Energy Minimization in VLSI Interconnects
with Built-In Error Detection
Lingamneni Avinash, M. Kirthi Krishna, and M. B. Srinivas

**System Level Testing**

Process Algebra Based SoC Test Scheduling for Test Time Minimization
Jingbo Shao, Guangsheng Ma, Zhi Yang, and Ruixue Zhang

Improving the Test of NoC-Based SoCs with Help of Compression Schemes
Julien Dalmasso, Érika Cota, Marie-Lise Flottes, and Bruno Rouzeyre

A Novel System on Chip (SoC) Test Solution
Michael Higgins, Ciaran MacNamee, and Brendan Mullane

Testing Skew and Logic Faults in SoC Interconnects
Néstor Hernández and Victor Champac
High Performance Circuits

A Programmable Frequency Divider in 0.18 μm CMOS Library ................................................................. 157  
  Qingsheng Hu, Hua-An Zhao, and Chen Liu

Energy Recovery from High-Frequency Clocks Using DC-DC Converters .......................................................... 162  
  M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, W. Dunford, and P. Palmer

Mixed Signal Design

Improving Bandwidth while Managing Phase Noise and Spurs in Fractional-N PLL ........................................... 168  
  Xiao Pu, Axel Thomsen, and Jacob Abraham

Systematic HDL Design of a Σ-Δ Fractional-N Phase-Locked Loop for Wireless Applications .................................. 173  
  Ahmed El Oualkadi and Denis Flandre

Nanoscale Circuits

Impact of Technology Scaling on Digital Subthreshold Circuits ........................................................................... 179  
  David Bol, Renaud Ambroise, Denis Flandre, and Jean-Didier Legat

Low Standby Power and Robust FinFET Based SRAM Design ............................................................................. 185  
  Behzad Ebrahimi, Saeed Zeinolabedinzadeh, and Ali Afzali-Kusha

CMOS Control Enabled Single-Type FET NASIC ......................................................................................... 191  
  Pritish Narayanan, Michael Leuchtenburg, Teng Wang, and Csaba Andras Moritz

Telecom and Multimedia Architecture Design and Modeling

A Generic Design for Encoding and Decoding Variable Length Codes in Multi-codec Video Processing Engines ........................................ 197  
  V. K. Prasad Arava, Manhwee Jo, HyoukJoong Lee, and Kiyoung Choi

Transforms and Quantization in the High-Throughput H.264/AVC Encoder Based on Advanced Mode Selection ......................................................................................................................................................................................... 203  
  Grzegorz Pastuszak

Communication Centric Modelling of System on Chip Devices Targeting Multi-standard Telecommunication Applications ......................................................................................................................... 209  
  Ali Ahmadinia, Balal Ahmad, and Tughrul Arslan

Physical Design

Performance Improvement of Physical Retiming with Shortcut Insertion ............................................................. 215  
  Adel Dokhanchi, Mostafa Rezvani, Ali Jahanian, and Morteza Saheb Zamani

A Low-Power Buffered Tree Construction Algorithm Aware of Supply Voltage Variation ........................................ 221  
  Yibo Wang, Yici Cai, and Xianlong Hong
A New Clock Mesh Buffer Sizing Methodology for Skew and Power Reduction ................................................................. 227
Gustavo Wilke and Ricardo Reis

An Efficient Method to Estimate Crosstalk after Placement Incorporating a Reduction Scheme ......................................................... 233
Arash Mehdizadeh, Morteza Saheb Zamani, and H. Shafiei

Test and Verification
A Real Case of Significant Scan Test Cost Reduction ........................................................................................................... 239
Selina Sha and Bruce Swanson

A Network Based Functional Verification Method of IEEE 1394a PHY Core ............................................................................. 245
Colin Yu Lin, Song Cao, Junshe An, Fei Han, and Qifei Fan

Cohesive Coverage Management for Simulation and Formal Property Verification ...................................................... 251
Aritra Hazra, Ansuman Banerjee, Srobona Mitra, Pallab Dasgupta, Partha Pratim Chakrabarti, and Chunduri Rama Mohan

Scalable Calculation of Logical Masking Effects for Selective Hardening against Soft Errors ......................................... 257
Iliia Polian, Sudhakar M. Reddy, and Bernd Becker

Models for Low Power Design
Memory Power Modeling—A Novel Approach ....................................................................................................................... 263
Ajit Gupte, Mohit Sharma, Gaurav Varshney, Lakshmikantha Holla, Parvinder Rana, and Udayakumar H.

Integrated Power-Gating and State Assignment for Low Power FSM Synthesis .............................................................. 269
Sambhu Nath Pradhan, M. Tilak Kumar, and Santanu Chattopadhyay

Efficient High-Level Power Estimation for Multi-standard Wireless Systems .............................................................................. 275
Ali Ahmadinia, Balal Ahmad, Tughrul Arslan

Modeling and Optimization of Switching Power Dissipation in Static CMOS Circuits ...................................................... 281
Adnan Kabbani

Dynamic Reconfiguration Management Techniques
Core Allocation and Relocation Management for a Self Dynamically Reconfigurable Architecture .................................................. 286
M. Morandi, M. Novati, M. D. Santambrogio, and D. Sciuto

SeReCon: A Secure Dynamic Partial Reconfiguration Controller .......................................................................................... 292
Krzysztof Kępa, Fearghal Morgan, Krzysztof Kościuszkiwicz, and Tomasz Surmacz

GePaRD—A High-Level Generation Flow for Partially Reconfigurable Designs ................................................................. 298
Maik Boden, Thomas Fiebig, Markus Reiband, Peter Reitche, and Steffen Rülke

Exploitation of the External JTAG Interface for Internally Controlled Configuration Readback and Self-Reconfiguration of Spartan 3 FPGAs .................................................................................. 304
Katarina Paulsson, Ulrich Viereck, Michael Hübner, and Jürgen Becker
Hot Topic: Variability-Insensitive Design Techniques

Statistical Sizing of an eSRAM Dummy Bitline Driver for Read Margin Improvement in the Presence of Variability Aspects.................................................................310
  M. Yap San Min, P. Maurine, M. Bastian, and M. Robert

Setup and Hold Timing Violations Induced by Process Variations, in a Digital Multiplier..........................316

Characterisation of FPGA Clock Variability.........................................................................................322
  Pete Sedcole, Justin S. Wong, and Peter Y. K. Cheung

A Fuzzy Approach for Variation Aware Buffer Insertion and Driver Sizing........................................329
  V. Mahalingam and N. Ranganathan

Network on Chip

Flow Maximization for NoC Routing Algorithms..................................................................................335
  Ying-Cherng Lan, Michael C. Chen, Alan P. Su, Yu-Hen Hu, and Sao-Jie Chen

Deadlock-Free Multicast Routing Algorithm for Wormhole-Switched Mesh Networks-on-Chip.........................................................341
  Everton Alceu Carara and Fernando Gehm Moraes

Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques..................................347
  Julian Pontes, Matheus Moreira, Rafael Soares, and Ney Calazans

VLSI Circuits

Adaptive Neuron Activation Function with FGMOS Based Operational Transconductance Amplifier ........................................................353
  V. Suresh Babu, Rose Katharine A. A., and M. R. Baiju

A Versatile Linear Insertion Sorter Based on a FIFO Scheme ..................................................................357
  Roberto Perez-Andrade, Rene Cumplido, Fernando Martin Del Campo, and Claudia Feregrino-Uribe

Hot Topic: Temperature-Aware Design

Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection..................................................363
  Hamid Noori, Maziar Goudarzi, Koji Inoue, and Kazuaki Murakami

Thermal-Aware Placement of Standard Cells and Gate Arrays: Studies and Observations........................369
  Prasun Ghosal, Tuhina Samanta, Hafizur Rahaman, and Parthasarathi Dasgupta

Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory ..................375
  Diego Puschini, Fabien Clermidy, Pascal Benoit, Gilles Sassatelli, and Lionel Torres
Reconfigurable-Based Circuits and Methods

Standard Cell Like Via-Configurable Logic Block for Structured ASICs............................................................. 381
Mei-Chen Li, Hui-Hsiang Tung, Chien-Chung Lai, and Rung-Bin Lin

SDVM²: A Scalable Firmware for FPGA-Based Multi-core Systems-on-Chip.......................................................... 387
Andreas Hofmann and Klaus Waldschmidt

Fast Hardware Upper-Bound Power Estimation for a Novel FPGA-Based HW/SW Partitioning Scheme........................ 393
M. B. Abdelhalim and S. E.-D. Habib

FPGA-Based Circuit Model Emulation of Quantum Algorithms............................................................................... 399
Mahdi Aminian, Mehdi Saeedi, Morteza Saheb Zamani, and Mehdi Sedighi

System Level Design and Tools

Petri Net Based Rapid Prototyping of Digital Complex System ............................................................................. 405
David Andreu, Guillaume Souquet, and Thierry Gil

Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability.................................. 411
Robert Wille, Daniel Große, Mathias Soeken, and Rolf Drechsler

A Multi-objective Genetic Algorithm for Design Space Exploration in High-Level Synthesis ...................................... 417
Fabrizio Ferrandi, Pier Luca Lanzi, Daniele Loiacono, Christian Pilato, and Donatella Sciuto

Simultaneous Scheduling, Allocation, Binding, Re-ordering, and Encoding for Crosstalk Pattern Minimization during High Level Synthesis ......................................................................................... 423
Hariharan Sankaran and Srinivas Katkoori

POSTER PAPERS

Efficient Realization of Strongly Indicating Function Blocks.................................................................................. 429
P. Balasubramanian and D. A. Edwards

Virtual Point-to-Point Links in Packet-Switched NoCs .................................................................................... 433
Mehdi Modarressi, Hamid Sarbazi-Azad, and Arash Tavakkol

Controlling Ground Bounce Noise in Power Gating Scheme for System-on-a-Chip.............................................. 437
Masud H. Chowdhury, Juliana Gjanci, and Pervez Khaled

A Web Server Based Edge Detector Implementation in FPGA .............................................................................. 441
Sunil Shukla, Neil W. Bergmann, and Jürgen Becker

Cache Power Reduction in Presence of Within-Die Delay Variation Using Spare Ways .................................. 447
Maziar Goudarzi, Tadayuki Matsumura, and Tohru Ishihara
In Situ Design of Register Operations ................................................................. 451
  Serge Burckel and Emeric Gioan

An Efficient Motion Adaptive De-interlacing and Its VLSI Architecture Design ............................................. 455
  Hongbin Sun, Nanning Zheng, Chenyang Ge, Dong Wang, and Pengju Ren

Raising the Level of Abstraction for the Timing Verification of System-on-Chips ......................................... 459
  Rupsa Chakraborty and Dipanwita Roy Chowdhury

Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture .................................... 463
  Hugo Lebreton and Pascal Vivet

Simultaneous Gate Sizing and Skew Scheduling to Statistical Yield Improvement .............................................. 467
  Minoo Mirsaeedi, Morteza Saheb Zamani, and Mehdi Saeedi

Shared-PPRM: A Memory-Efficient Representation for Boolean Reversible Functions ..................................... 471
  Yasaman Sanaee, Mehdi Saeedi, and Morteza Saheb Zamani

NoC Power Estimation at the RTL Abstraction Level ....................................................................................... 475
  Guilherme Guindani, Cezar Reinbrecht, Thiago Raupp, Ney Calazans, and Fernando Moraes

Design of Fractal Image Compression on SOC .............................................................................................. 479
  A. Jedidi, B. Rejeb, and M. Abid

A Novel and Scalable RSA Cryptosystem Based on 32-Bit Modular Multiplier .................................................. 483
  Jin-Hua Hong and Wen-Jie Li

A Neural Stimulator Output Stage for Dodecapolar Electrodes ....................................................................... 487
  F. Soulier, J.-B. Lerat, L. Gouyet, S. Bernard, and G. Cathébras

Applying UML Interactions and Actor-Oriented Simulation to the Design Space Exploration of Network-on-Chip Interconnects ........................................................................................................ 491
  Leandro Soares Indrusiak, Luciano Ost, Leandro Möller, Fernando Moraes, and Manfred Glesner

Finding the Best Compromise in Compiling Compound Loops to Verilog .......................................................... 495
  Yosi Ben-Asher and Eddie Shochat

An Auto-adaptation Method for Dynamically Reconfigurable System-on-Chip ................................................... 499
  Xun Zhang, Hassan Rabah, and Serge Weber

An Efficient Area-Delay Product Design for MixColumns/InvMixColumns in AES ............................................ 503
  Chung-Yi Li, Chih-Feng Chien, Jin-Hua Hong, and Tsin-Yuan Chang

Compensating Algorithmic-Loop Performance Degradation in Asynchronous Circuits Using Hardware Multi-threading ...................................................................................................................... 507
  Mehrdad Najibi and Hossein Pedram

A Dynamic Optically Reconfigurable Gate Array with A Silver-Halide Holographic Memory ................................ 511
  Daisaku Seto and Minoru Watanabe

Author Index .................................................................................................................................................. 515