Proceedings

16th Annual IEEE Symposium on High-Performance Interconnects

Stanford, California
August 26-28, 2008

Sponsored by
IEEE Computer Society
Technical Committee on Microprocessors and Microcomputers

Los Alamitos, California
Washington • Tokyo
Table of Contents

16th Annual IEEE Symposium on High-Performance Interconnects

HOTI 2008

Welcome from the General Chair ................................................................. viii
Welcome from the Program Co-Chairs ....................................................... x
HotI-16 Committees .................................................................................... xii
Technical Program Committee ................................................................. xiii
Keynotes ...................................................................................................... xiv
Tutorials ...................................................................................................... xvii
Panels .......................................................................................................... xx

Session 1: On-Chip Interconnects

A High-Speed Optical Multi-Drop Bus for Computer Interconnections ........................................ 3
   Michael Tan, Paul Rosenberg, Jong Sonk Yeo, Moray McLaren, Sagi Mathai, Terry Morris,
   Joseph Straznicky, Norman P. Jouppi, Huei Pei Kuo, Shih-Yuan Wang, Scott Lerner,
   Pavel Korntilovich, Neal Meyer, Robert Bicknell, Charles Otis, and Len Seals

NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication ..................... 11
   Tushar Krishna, Amit Kumar, Patrick Chiang, Mattan Erez, and Li-Shiuan Peh

Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics ................ 21
   Christopher Batten, Ajay Joshi, Jason Orcutt, Anatoly Khilo, Benjamin Moss,
   Charles Holzworth, Miloš Popović, Hanqing Li, Henry Smith, Judy Hoyt, Franz Kärtner,
   Rajeev Ram, Vladimir Stojanović, and Krste Asanović

Design Exploration of Optical Interconnection Networks for Chip Multiprocessors .................... 31
   Michele Petracca, Benjamin G. Lee, Keren Bergman, and Luca P. Carloni
Session 2: Memory Subsystem Interconnects

Coherency Hub Design for Multi-Node Victoria Falls Server Systems .................................................. 43
  John Feehrer, Paul Rotker, Milton Shih, Paul Gingras, Peter Yakutis,
  Stephen Phillips, John Heath, and Sebastian Turullols

Low Power Passive Equalizer Design for Computer Memory Links ....................................................... 51
  Ling Zhang, Wenjian Yu, Yulei Zhang, Renshen Wang, Alina Deutsch,
  George A. Katopis, Daniel M. Dreps, James Buckwalter, Ernest Kuh,
  and Chung-Kuan Cheng

OCDIMM: Scaling the DRAM Memory Wall Using WDM Based Optical Interconnects ........................... 57
  Amit Hadke, Tony Benavides, S.J. Ben Yoo, Rajeevan Amirtharajah, and Venkatesh Akella

Session 3: Routing and Performance Evaluation

Backlog-Aware Crossbar Schedulers: A New Algorithm and its Efficient Hardware Implementation .......... 67
  Nikos Chrysoy and Giorgos Dimitrakopoulos

High-Speed, Short-Latency Multipath Ethernet Transport for Interconnections ............................... 75
  Nobuyuki Enomoto, Hideyuki Shimomichi, Junichi Higuchi, Takashi Yoshikawa,
  and Atsushi Isawa

Performance Analysis and Evaluation of PCIe 2.0 and Quad-Data Rate InfiniBand ............................. 85
  Matthew J. Koop, Wei Huang, Karthik Gopalakrishnan, and Dhabaleswar K. Panda

Evaluation of an Integrated PCI Express IO Expansion and Clustering Fabric ........................................ 93
  Venkata Krishnan

Session 4: Network Processing

An Efficient Hardware-Based Multi-Hash Scheme for High Speed IP Lookup ..................................... 103
  Socrates Demetriades, Michel Hanna, Sangyeun Cho, and Rami Methem

Constraint Repetition Inspection for Regular Expression on FPGA ..................................................... 111
  Madi Faezipour and Mehrdad Nourani

Network Processing on an SPE Core in Cell Broadband Engine ...................................................... 119
  Yuji Kawamura, Takeshi Yamazaki, Hiroshi Kusoyin, Tatsuya Ishiwata,
  and Kazuyoshi Horie

Session 5: Industry Talks I

Telecentric Optics for Free-Space Optical Link ...................................................................................... 131
  Huei Pei Kuo, Robert Walmsley, Lennie Kiyama, Michael Tan, and Shih-Yuan Wang

A Network Fabric for Scalable Multiprocessor Systems ....................................................................... 137
  Nitin Godiwata, Jud Leonard, and Matthew Reilly

HPP Switch: A Novel High Performance Switch for HPC .................................................................... 145
  Dawei Wang, Zheng Cao, Xinchun Liu, and Ninghui Sun
Session 6: Industry Talks II

QsNetIII, an Adapively Routed Network for High Performance Computing .................................................. 157
    Duncan Roweth and Trevor Jones

Adaptive Routing Strategies for Modern High Performance Networks .......................................................... 165
    Patrick Geoffrey and Torsten Høe fle

Industry Leaders Forum: Optical Interconnects

Optical Interconnects for Present and Future High-Performance Computing Systems ........................................ 175
    Ashok V. Krishnamoorthy, Jon Lexau, Xuezhe Zheng, John E. Cunningham, Ron Ho, and Ola Torudbakken

Optical Interconnects in Next Generation Data Centers: An End to End View .................................................. 178
    Madeleine Glick

A Nanophotonic Interconnect for High-Performance Many-Core Computation ................................................. 182

Leveraging Optical Interconnects in Future Supercomputers and Servers ....................................................... 190
    Jeffrey A. Kash

Author Index ................................................................................................................................................. 195