Table of Contents

Message from the General Chairs ................................................................. xvi
Message from the Technical Program Chairs ........................................... xvii
Organizing Committee ............................................................................ xviii
Reviewers ................................................................................................. xxi

Session 1A: Analogue Design 1

A Design of 14-bits ADC and DAC for CODEC Applications in 0.18 $\mu$m CMOS Process ................................................................. 3
  DongHyun Ko, JiHoon Jung, YoungGun Pu, SangKyung Sung,
  KangYoon Lee, and Chul Nam

Compensation-Capacitor Free Pseudo Three-Stage Amplifier with Large Capacitive Loads ................................................................. 7
  Ka Nang Leung and Yanqi Zheng

The Design and Optimization of a 25 kS/s 10 bit Micropower Current S/H Cell for Weak Current Bio-medical Applications ................................. 11
  Ka Leong Tsang and Jie Yuan

A Single-Stage SEPIC PFC Converter for Multiple Lighting LED Lamps ................................................................. 15
  Hsiu-Ming Huang, Shih-Hsiung Twu, Shih-Jen Cheng, and Huang-Jen Chiu
Session 1B: SoC and NoC Testing

Using Genetic Evolutionary Software Application Testing to Verify a DSP SoC ......................................................20
   Adriel Cheng, Cheng-Chew Lim, Yihe Sun, Hu He, Zhixiong Zhou, and Ting Lei

Channel Width Utilization Improvement in Testing NoC-Based Systems for Test Time Reduction ......................................................26
   Jia Li, Qiang Xu, Yu Hu, and Xiaowei Li

Coordinated versus Uncoordinated Checkpoint Recovery for Network-on-Chip Based Systems ......................................................32
   Claudia Rusu, Cristian Grecu, and Lorena Anghel

Testing of a Highly Reconfigurable Processor Core for Dependable Data Streaming Applications ......................................................38
   Hans G. Kerkhoff and Jarkko J. M. Huijts

Session 2A: Signal and Image Processing

A Fast Algorithm for the Chirp Rate Estimation .........................................................................................................45
   Jihai Cao, Ning Zhang, and Lin Song

Crack Detection on Asphalt Surface Image Using Enhanced Grid Cell Analysis ......................................................49
   Siwaporn Sorncharean and Suebskul Phiphobmongkol

Interpolation Models for Image Super-resolution .........................................................................................................55
   Andrew Gilman, Donald G. Bailey, and Stephen R. Marsland

Performance Analysis of a Vehicle Crash Control System Using Image Processing ......................................................61
   Sriram Murali and Ramachandran Shankar

Session 2B: Advanced Communication Systems

A High Speed CMOS Transmitter and Rail-to-Rail Receiver .........................................................................................................67
   Feng Zhang, Zongren Yang, Wei Feng, Hao Cui, Lingyi Huang, and Weinwu Hu

Design of a 12-Channel 120-Gb/s Optical Receiver Array in 0.18-μm CMOS Technology ......................................................71
   W. S. Oh, K. Park, J. C. Choi, C. J. Kim, S. I. Lee, and J. K. Moon

99-dB High-Performance Delta-Sigma Modulator for 20-kHz Bandwidth ........................................................................75
   Youngkil Choi, Hyungdong Roh, Hyunseok Nam, and Jeongjin Roh

Analysis and Design of a Continuous-Time Sigma-Delta Modulator with 20 MHz Signal Bandwidth, 53.6 dB Dynamic Range and 51.4 dB SNDR ......................................................79
   Tao Wang and Liping Liang
Poster Session 1

An FPGA Implementation of the Searcher Algorithm ...............................................................85
   A. Sagahyroon, M. El Tarhuni, and S. Ibrahim

Analysis of CPU Utilisation and Stack Consumption of a Multimedia Embedded System ..........................................................89
   Amith Kumar Nuggehalli Ramachandra and Avin Kumar Kannur

Research on System Usability of Digital Libraries in China ..................................................95
   Yaohua Yu and Zhengjie Liu

A Fast Two-Stage Sample-and-Hold Amplifier for Pipelined ADC Application ....................99
   Jian Ruan and Chung Len Lee

Low Phase Noise Bond Wire VCO for DVB-H .........................................................................103
   Ki-Jin Kim, K. H. Ahn, and T. H. Lim

A Novel Dummy Bitline Driver for Read Margin Improvement in an eSRAM .........................107
   M. Yap San Min, P. Maurine, M. Bastian, and M. Robert

A 14-bit 320 MSPS Segmented Current-Steering D/A Converter for High-Speed Applications .........................................................111
   Shangquan Liang, Minglun Gao, Yongsheng Yin, and Honghui Deng

A Multiprocessor System for a Small Size Soccer Robot Control System ............................115
   Ce Li, Yang Jiang, Zhenyu Wu, and Takahiro Watanabe

Low Cost Arbitration Method for Arbitrarily Scalable Multiprocessor Systems ..................119
   Tero Vallius and Juha Röning

An Efficient Design of Single Event Transients Tolerance for Logic Circuits .......................125
   Yantu Mo and Suge Yue

Adaptive Diagnostic Pattern Generation for Scan Chains .....................................................129
   Fei Wang, Yu Hu, and Xiaowei Li

Built-In Self-Test for Embedded Voltage Regulator ...............................................................133
   Jiang Shi and Ricky Smith

Session 3A: Special Session on High Performance Reconfigurable Computing

Recent Trends in FPGA Architectures and Applications .......................................................137
   Philip H. W. Leong

Embedding Smart Buffers for Window Operations in a Stream-Oriented C-to-VHDL Compiler ..........................................................142
   Fabian Diet, Erik H. D’Hollander, Kristof Beyls, and Harald Devos
Implementation of Hardware Encryption Engine for Wireless Communication on a Reconfigurable Instruction Cell Architecture ................................................................. 148
  Zong Wang, Tughrul Arslan, and Ahmet Erdogan

Dynamic Slowdown and Partial Reconfiguration to Optimize Energy in FPGA-Based Auto-adaptive SoPC .......................................................... 153
  Xun Zhang, Hassan Rabah, and Serge Weber

xDSL Network Upgrade Employing FPGAs........................................................................................................ 158
  Milos Milosavljevic, Faycal Bensaali, and Pandelis Kourtessis

**Session 3B: Sensor, Implants and Display**

Power Issues on Circuit Design for Cochlear Implants ................................................................. 163
  Zhihua Wang, Songping Mai, and Chun Zhang

Architecture of a Low Storage Digital Pixel Sensor Array with an On-Line Block-Based Compression........................................................................ 167
  Milin Zhang and Amine Bermak

Effects of Insulator Thickness on the Sensing Properties of MISiC Schottky-Diode Hydrogen Sensor ...................................................................................... 171
  W. M. Tang, C. H. Leung, and P. T. Lai

High Speed Depth Estimation Using Tilted Focal Planes .............................................................................. 175
  Hiroshi Ikeoka and Takayuki Hamamoto

Multi-phase Charge Pump Generating Positive and Negative High Voltages for TFT-LCD Gate Driving ...................................................................................... 179
  Chi-Hao Wu and Chern-Lin Chen

**Session 4A: Advanced Memory Design**

Dynamic Co-operative Intelligent Memory .......................................................................................... 184
  Xiaoyong Wen, Faycal Bensaali, and Reza Sotudeh

An Accurate and Energy-Efficient Way Determination Technique for Instruction Caches by Using Early Tag Matching .......................................................... 190
  Eui-Young Chung, Cheol Hong Kim, and Sung Woo Chung

Proposal for a Bidirectional Gate Using Pseudo Floating-Gate .............................................................................. 196
  O. Mirmotahari and Y. Berg

Read Stability and Write Ability Tradeoff for 6T SRAM Cells in Double-Gate CMOS ...................................................................................... 201
  Bastien Giraud and Amara Amara
Session 4B: Signal, Faults and Yield Modeling

Compact Models for Signal Transient and Crosstalk Noise of Coupled RLC Interconnect Lines with Ramp Inputs................................................................. 205
  Taehoon Kim, Dongchul Kim, Jung-A Lee, and Yungseon Eo

Improving Diagnosis Resolution without Physical Information......................................................... 210
  A. Rousset, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel

Predictive Die-Level Reliability-Yield Modeling .............................................................................. 216
  Melanie Po-Leen Ooi, Ye Chow Kuang, Chris Chan, and Serge Demidenko

Hierarchical Calculation of Malicious Faults for Evaluating the Fault-Tolerance ....................... 222
  Raimund Ubar, Sergei Devadze, Maksim Jenikhin, Jaan Raik, Gert Jervan, and Peeter Ellervere

Poster Session 2

FPGA Implementation of a Single Pass Connected Components Algorithm.................................... 228
  Christopher T. Johnston and Donald G. Bailey

A Low Voltage Rail-to-Rail OPAMP Design for Biomedical Signal Filtering Applications................................. 232
  Hwang-Cherng Chow and Pu-Nan Weng

Workload-Based Dynamic Voltage Scaling with the QoS for Streaming Video.................................. 236
  Hong Moon Wang, Hyun Suk Choi, and Jong Tae Kim

Speech Recognition of Isolated Malayalam Words Using Wavelet Features and Artificial Neural Network................................................................. 240
  Vimal V. R. Krishnan, Athulya Jayakumar, and P. Babu Anto

FPGA Based Real Time Solution for Sensitivity Time Control......................................................... 244
  D. Meena and L. G. M. Prakasam

A Jittered-Sampling Correction Technique for ADCs........................................................................ 249
  Jamilil Tourabaly and Adam Osseiran

Robust JPEG2000 Image Transmission over IEEE 802.15.4............................................................ 253
  Kyu-Yeul Wang, Seung-Yerl Lee, Byung-Soo Kim, Sang-Seol Lee, Jae-Yeon Song, Dong-Sun Kim, and Duck-Jin Chung

New D-Type Flip-Flop Design Using Negative Differential Resistance Circuits.................................... 258
  Dong-Shong Liang and Kwang-Jow Gan

Experimental Characterisations of Coupled Transmission Lines..................................................... 262
  Dongchul Kim, Taehoon Kim, Jung-A Lee, and Yungseon Eo

A Low Power Deterministic Test Pattern Generator for BIST Based on Cellular Automata...................... 266
  Bei Cao, Liyi Xiao, and Yongsheng Wang
A Test Data Compression Method for System-on-a-Chip
Jianhua Feng and Guoliang Li

Session 5A: DSP and Processor Design

A Hybrid of Clonal Selection Algorithm and Frequency Sampling Method for Designing a 2-D FIR Filter
Te-Jen Su, Chun-Hsiang Kuo, Wen-Pin Tsai, and Cheng-Chih Hou

A Generation Flow for Self-Reconfiguration Controllers Customization
Andrea Cuoccio, Paolo R. Grassi, Vincenzo Rana, Marco D. Santambrogio, and Donatella Sciuto

Design of High-Speed Floating Point Multiplier
Saroja V. Siddamal, R. M. Banakar, and B. C. Jinaga

High Performance Elliptic Curve Cryptographic Processor over $GF(2^{163})$
Hyun Min Choi, Chun Pyo Hong, and Chang Hoon Kim

A Visual Notation for Processor and Resource Scheduling
Christopher T. Johnston, Paul Lyons, and Donald G. Bailey

Session 5B: DfT and BIST

Design for Testability of Functional Cores for High Performance Node Architectures
Venkateswaran Nagarajan, Karthik Chandrasekar, and Shrikanth Ganapathy

Test Response Data Volume and Wire Length Reductions for Extended Compatibilities Scan Tree Construction
Yong-sheng Cheng, Zhi-qiang You, and Ji-shun Kuang

AES-Based BIST: Self-Test, Test Pattern Generation and Signature Analysis
M. Doulcier, M.-L. Flottes, and B. Rouzeyre

Oscillation-Based Test in Data Converters: On-Line Monitoring
Gloria Huertas and Jose L. Huertas

A Case Study on At-Speed Testing of a Gigahertz Microprocessor
Da Wang, Rui Li, Yu Hu, Huawei Li, and Xiaowei Li

Session 6A: Analogue Design 2

A Charge Pump Circuit—Cascading High-Voltage Clock Generator
Wen Chang Huang, Jin Chang Cheng, and Po Chih Liou

Threshold Voltage Start-Up Boost Converter for Sub-mA Applications
Ngok-Man Sze, Wing-Hung Ki, and Chi-Ying Tsui
Design of a Low-Voltage CMOS Charge Pump
Chun Yu Cheng, Ka Nang Leung, Yi Ki Sun, and Pui Ying Or

High-Input Impedance Voltage-Mode Universal Biquadratic Filter
with One Input and Five Outputs Using DDCCs
Wei-Yuan Chiu, Jiun-Wei Horng, and Shyuan-Shenq Yang

Session 6B: Energy and Cost Efficient
Reconfigurable Systems

Temporal-Spatial Correlation Based Mode Decision Algorithm
for H.264/AVC Encoder
Bin Zhan, Baochun Hou, and Reza Sotudeh

A Software-to-Hardware Self-Mapping Technique to Enhance Program
Throughput for Portable Multimedia Workloads
Allen C. Cheng

Improved Policies for Drowsy Caches in Embedded Processors
Junpei Zushi, Gang Zeng, Hiroyuki Tomiyama, Hiroaki Takada,
and Koji Inoue

Improving Cost-Effectiveness Using a Micro-level Static Architecture
for Stream Applications
Pil Woo Chun, Jamin Islam, Valeri Kirischian, and Lev Kirischian

Poster Session 3: Special Session on Advanced Biometric
and Security Systems

A Compact CMOS Face Detection Architecture Based on Shunting Inhibitory
Convolutional Neural Networks
Xiaoxiao Zhang, Amine Bermak, Farid Boussaid, and A. Bouzerdoum

Temperature Modulation for Tin-Oxide Gas Sensors
A. Far, B. Guo, F. Flitti, and A. Bermak

Eigenspectra Palmprint Recognition
Moussadek Laadjel, Ahmed Bouridane, and Fatih Kurugollu

VLSI Architecture and FPGA Implementation of a Hybrid Message-Embedded
Self-Synchronizing Stream Cipher
C. Tanougast, S. Weber, G. Milleroux, J. Daafouz, and A. Bouridane

DWT/PCA Face Recognition Using Automatic Coefficient Selection
Paul Nicholl and Abbes Amira

A Spiking Neural Network for Gas Discrimination Using a Tin Oxide Sensor Array
Maxime Ambard, Bin Guo, Dominique Martinez, and Amine Bermak
Session 7A: NoC and SoC Design

A Hybrid Interconnect Network-on-Chip and a Transaction Level Modeling Approach for Reconfigurable Computing ................................................................. 398
  Thomas Lenart, Henrik Svensson, and Viktor Öwall

A Requirements-Driven Reconfigurable SoC Communication Infrastructure Design Flow .......................................................................................................................... 405
  Alessandro Meroni, Vincenzo Rana, Marco Santambrogio, and Donatella Sciuto

High-Speed Priority Queue Architecture for Multiple Out Links .......................................................................................................................... 410
  Sang Gyun Kim, Woo Sik Kim, Seung Ho Ok, and Byung In Moon

Integrated Mapping and Scheduling for Circuit-Switched Network-on-Chip Architectures ........................................................................................................... 415
  Hsin-Chou Chi, Chia-Ming Wu, and Jun-Hui Lee

Session 7B: Systems and Sensors

Drift Invariant Gas Recognition Technique for On Chip Tin Oxide Gas Sensor Array ................................................................. 421
  F. Flitti, A. Far, B. Guo, and A. Bermak

On Using Fingerprint-Sensors for PIN-Pad Entry .......................................................................................................................... 425
  Marcel Jacomet, Josef Goette, and Andreas Eicher

FPGA Implementation of a Predictive Vector Quantization Image Compression Algorithm for Image Sensor Applications .............................................................................. 431
  Yan Wang, Amine Bermak, Abdesselam Bouzerdoum, and Brian Ng

Integrating Dynamic Load Balancing Strategies into the Car-Network ........................................................................................................... 435
  Isabell Jahnich, Ina Podolski, and Achim Rettberg

Poster Session 4

A Design of the Frequency Synthesizer for UWB Application in 0.13 µm RF CMOS Process .......................................................................................................................... 441
  JinKyung Kim, Sung-Kyu Jung, Ji-Hoon Jung, Sang-Kyung Sung,
  Kang-Yoon Lee, Chul Nam, Bong-Hyuk Park, and Sang-sung Choi

Analog to Digital Converter Specifications for UMTS/FDD Receiver Applications ........................................................................................................... 446
  Zulhakimi Razak and Tughrul Arslan

A Design Workflow for the Identification of Area Constraints in Dynamic Reconfigurable Systems .......................................................................................................................... 450
  Alessio Montone, Marco D. Santambrogio, and Donatella Sciuto

Bus Binding, Re-ordering, and Encoding for Crosstalk-Producing Switching Activity Minimization during High Level Synthesis ........................................................................... 454
  Hariharan Sankaran and Srinivas Katkoori
Scalable Montgomery Multiplier for Finite Fields $GF(p)$ and $GF(2^m)$ .................................................. 458  
*Tae Ho Kim, Sang Chul Kim, Chang Hoon Kim, and Chun Pyo Hong*

Static Crosstalk Noise Analysis with Transition Map .................................................................................. 462 
*Minjin Zhang, Huawei Li, and Xiaowei Li*

Implementation of the Embedded System for Visually-Impaired People ........................................................... 466  
*Si-Woo Kim, Jae-Kyun Lee, Boo-Shik Ryu, and Chae-Wook Lee*

Model-Based Gaze Direction Estimation in Office Environment ....................................................................... 470  
*Do Joon Jung, Kyung Su Kwon, Se Hyun Park, Jong Bae Kim, and Hang Joon Kim*

Fast Evaluation of the Square Root and Other Nonlinear Functions in FPGA ....................................................... 474  
*Stefan Lachowicz and Hans-Jörg Pfleiderer*

Configurable Blocks for Multi-precision Multiplication .................................................................................. 478  
*Oliver A. Pfänder, Reinhard Nopper, Hans-Jörg Pfleiderer, Shun Zhou, and Amine Bermak*

High Performance FPGA Implementation of the Mersenne Twister ................................................................. 482  
*Shrutisagar Chandrasekaran and Abbes Amira*

Addressing Heterogeneous Bandwidth Requirements in Modified Fat-Tree Networks-on-Chips .......................... 486  
*A. Bouhraoua and M. E. Elrabaa*

**Session 8A: Special Session on Smart Sensors**

The Fourier Spectrum Analysis of Optical Feedback Self-Mixing Signal under Weak and Moderate Feedback .......................................................... 491  
*Xiaojun Zhang, Jiangtao Xi, Yanguang Yu, and Joe Chichero*

Elimination of $\gamma$ Non-linear Luminance Effects for Digital Video Projection Phase Measuring Profilometers .................................................................................. 496  
*M. J. Baker, J. Xi, and J. F. Chicharo*

Integrated CMOS Analog Neural Network Ability to Linearize the Distorted Characteristic of HPA Embedded in Satellites ........................................................................................................ 502  
*Laurent Gatet, Hélène Tap-Béteille, Daniel Roviras, and Francis Gizard*

Compact Gray-Code Counter/Memory Circuits for Spiking Pixels .................................................................... 506  
*Kwan Ting Ng, Chen Shoushun, Farid Boussaid, and Amine Bermak*

**Session 8B: Advanced Testing Techniques**

Calibration and Debugging of Multi-step Analog to Digital Converters .......................................................... 512  
*Amir Zjajo and Jose Pineda de Gyvez*
A Prevenient Voltage Stress Test Method for High Density Memory .................................................................516
   Jongsoo Yim, Gunbae Kim, Incheol Nam, Sangki Son, Jonghyoung Lim,
   Hwacheol Lee, Sangseok Kang, Byungheon Kwak, Jinseok Lee, and
   Sungho Kang

A Scan-Based Delay Test Method for Reduction of Overtesting ........................................................................521
   Hui Liu, Huawei Li, Yu Hu, and Xiaowei Li

An Integrated Validation Environment for Differential Power Analysis ..............................................................527
   Giorgio Di Natale, Marie-Lise Flottes, and Bruno Rouzeyre

Automated Testing of FlexRay Clusters for System Inconsistencies in Automotive Networks .................................................. 533
   Paul Milbredt, Andreas Steininger, and Martin Horauer

Session 9A: Power Issues in Design

Early Design Phase Power Performance Trade-Offs Using In-Situ Macro Models ..................................................539
   Charles Thangaraj and Tom Chen

Low Voltage Design against Power Analysis Attacks ........................................................................................................... 545
   O. Mirmotahari and Y. Berg

Electrical Power Monitoring System Using Thermochron Sensor and 1-Wire Communication Protocol .......................... 549
   Moi-Tin Chew, Tatt-Huong Tham, and Ye-Chow Kuang

Session 9B: VLSI System Design

Efficient VLSI Layout of Edge Product Networks ........................................................................................................... 555
   Saeedeh Bakhshi and Hamid Sarbazi-Azad

Towards a Petri Net Based Approach to Model and Synthesise Dynamic Reconfiguration for FPGAs .............................. 561
   Helene Schilke, Achim Rettberg, and Florian Dittmann

Arbitrary Waveform Generator Based on Direct Digital Frequency Synthesizer ................................................................. 567
   Weibo Hu, Chung Len Lee, and Xin’an Wang

Design of a Data Concentrator Card for the Readout of the Compact Muon Solenoid Electromagnetic Calorimeter .......................................................... 571
   Jose Carlos Da Silva, Michal Hujesko, and Joao Varela

Session 10A: Advanced and High-Level Test Methods

A Novel Approach to High-Level Property Checking Using Wu’s Method ................................................................. 576
   Zhi Yang, Guangsheng Ma, and Shu Zhang
Test Set Stripping Limiting the Maximum Number of Specified Bits .......................................................... 581
  Michael A. Kochte, Christian G. Zoellin, Michael E. Imhof, and Hans-Joachim Wunderlich

An Automated Fault Injection Technique Based on VHDL Syntax Analysis and Stratified Sampling .......................................................... 587
  Weiguang Sheng, Liyi Xiao, and Zhigang Mao

Session 10B: Advanced Applications

CreaTe: A New Programme to Attract Engineers as Design Artists (Invited Talk) ........................................ 592
  Zsofi Ruttkay and Ton Mouthaan

High-Performance Pseudorandom Number Generator Using Two-Dimensional Cellular Automata ............................................................ 597
  Byung-Heon Kan, Dong-Ho Lee, and Chun-Pyo Hong

Design Automation of UHF RFID Tag Antenna Design Using a Genetic Algorithm Linked to MWS CST .................................................................. 603
  Kyounghwan Lee, Youngju Kim, and You Chung Chung

Author Index .................................................................................................................................................. 607