# TABLE OF CONTENTS

## SESSION 1: NOVEL MICROARCHITECTURES- PART 1

**Achieving Out-of-Order Performance with Almost In-Order Complexity**
Francis Tseng, Yale N. Patt

**Fetch-Criticality Reduction through Control Independence**
Mayank Agarwal, Nitin Navale, Kshitiz Malik, Matthew I. Frank

**A Two-Level Load/Store Queue Based on Execution Locality**
Miquel Pericàs, Adrian Cristal, Francisco J. Cazorla, Ruben González, Alex Veidenbaum, Daniel A. Jiménez, Mateo Valero

## SESSION 2: NOVEL MEMORY SYSTEMS

**Self-Optimizing Memory Controllers: A Reinforcement Learning Approach**
Engin Ipek, Onur Mutlu, José F. Martinez, Rich Caruana

**A Comprehensive Memory Modeling Tool and its Application to the Design and Analysis of Future Memory Hierarchies**
Shyamkumar Thoziyoor, Jung Ho Ahn, Matteo Monchiero, Jay B. Brockman, Norman P. Jouppi

**Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems**
O. Mutlu, T. Moscibroda

## SESSION 3: INTERCONNECT NETWORKS- PART 1

**Technology-Driven, Highly-Scalable Dragonfly Topology**
John Kim, Wiliam J. Dally, Steve Scott, Dennis Abts

**Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks**
Jae W. Lee, Man Cheuk Ng, Krste Asanovic

**Polymorphic On-Chip Networks**
Martha Mercaldi Kim, John D. Davis, Mark Oskin, Todd Austin

## SESSION 4: TRANSACTIONAL MEMORY

**Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory**
Lee Baugh, Naveen Neelakantam, Craig Zilles

**TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory**
Jayaram Bobba, Neelam Goyal, Mark D. Hill, Michael M. Swift, David A. Wood
SESSION 9: SYSTEM ARCHITECTURE I/O

Intra-disk Parallelism: An Idea Whose Time Has Come
Sriram Sankar, Sudhanva Gurumurthi, Mircea R. Stan

Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments
Kevin Lim, Parthasarathy Ranganathan, Jichuan Chang, Chandrakant Patel, Trevor Mudge, Steven Reinhardt

Improving NAND Flash Based Disk Caches
Taetho Kgil, David Roberts, Trevor Mudge

SESSION 10: RELIABILITY

Online Estimation of Architectural Vulnerability Factor for Soft Errors
Xiaodong Li, Sarita V. Adve, Pradip Bose, Jude A. Rivers

A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime
Jeonghee Shin, Victor Zyuban, Pradip Bose, Timothy M. Pinkston

Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors
Radu Teodorescu, Josep Torrellas

SESSION 11: APPLICATION ACCELERATION

Flexible Hardware Acceleration for Instruction-Grain Program Monitoring
Shimin Chen, Michael Kozuch, Theodoros Strigkos, Babak Falsafi, Phillip B. Gibbons, Todd C. Mowry, Vijaya Ramachandran, Olatunji Ruwase, Michael Ryan, Evangelos Vlachos

VEAL: Virtualized Execution Accelerator for Loops
Nathan Clark, Amir Hormati, Scott Mahlke

From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware
Haibo Chen, Xi Wu, Liwei Yuan, Binyu Zang, Pen-chung Yew, Frederic T. Chong

SESSION 12: PERFORMANCE EVALUATION

Software-Controlled Priority Characterization of POWER5 Processor
Carlos Boneti, Francisco J. Cazorla, Roberto Gioiosa, Alper Bayuktosunoglu, Chen-Yong Cher, Mateo Valero

Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction
Alex Shye, Berkin Ozisikyilmaz, Arindam Mallik, Gokhan Memik, Peter A. Dinda, Robert P. Dick, Alok N. Choudhary

SESSION 13: MULTI-CORE/MANY-CORE DESIGN

Atomic Vector Operations on Chip Multiprocessors
Sanjeev Kumar, Daehyun Kim, Mikhail Smelyanskiy, Yen-Kuang Chen, Jatin Chhugani, Christopher Hughes, Changkyu Kim, Victor W. Lee, Anthony D. Nguyen
3D-Stacked Memory Architectures for Multi-core Processors ......................................................... 426
Gabriel H. Loh

Author Index