INTERNATIONAL TEST CONFERENCE 2008

PROCEEDINGS

October 28 – October 30, 2008
Santa Clara Convention Center
Santa Clara, California USA

Sponsored by IEEE Computer Society
Test Technology Technical Council
and
IEEE Philadelphia Section

TABLE OF CONTENTS

SESSION 1 DEALING WITH OUTLIERS AND VARIATION IN TODAYS ICS

A Study of Outlier Analysis Techniques for Delay Testing 1
S. H. Wu, D. Drmanac, L. C. Wang

Production Multivariate Outlier Detection Using Principal Components 11
P. M. O'Neill

Unraveling Variability for Process/Product Improvement 21
A. Gattiker

SESSION 2 MICROPROCESSOR TEST

The Test Features of the Quad-Core AMD Opteron Microprocessor 30
T. Wood, G. Giles, C. Kiszely, M. Schuessler

DFX of a 3rd Generation, 16-core/32-thread UltraSPARC CMT Microprocessor 40
I. Parulkar, S. Anandakumar, G. Agarwal, G. Liu, K. Rajan, F. Chiu, R. Pendurkar

Test Access Mechanism for Multiple Identical Cores 50
G. Giles, J. Wang, A. Sehgal, K. J. Balakrishnan, J. Wingfield

SESSION 3 EMBEDDED MEMORY DIAGNOSIS AND CHARACTERIZATION

High Throughput Diagnosis via Compression of Failure Data in Embedded Memory BIST 60
N. Mukherjee, A. Pogiel, J. Rajski, Jerzy Tyszer

A History-Based Diagnosis Technique for Static and Dynamic Faults in SRAMs 70
A. Ney, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, M. Bastian

Analysis of Retention Time Distribution of Embedded DRAM – A New Method to Characterize Across-Chip Threshold Voltage Variation 80
W. Kong, P. C. Parries, G. Wang, S. S. Iyer

SESSION 4 HIGH-SPEED I/O TESTING IN THE REAL WORLD

External Loopback Testing Experiences with High Speed Serial Interfaces 87
A. Meixner, A. Kakizawa, B. Provost, S. Bedwani

Low cost testing of multi-GBit device pins with ATE assisted loopback instrument 97
W. A. Fritzsche, A. E. Haque

Efficient High-Speed Interface Verification and Fault Analysis 105
T. Nirmaier, J. T. Zaguirre, E. L. C. Hong

SESSION 5 DEFECT AVOIDANCE AND COST MODELING

Implementation Update: Logic Mapping On SPARC Microprocessors 114
A. Vij, R. Ratliff

Failing Frequency Signature Analysis..124
J. Lee, E. J. McCluskey

A Cost Analysis Framework for Multi-core Systems with Spares..132
S. Shamshiri, P. Lisherness, S. J. Pan, K. T. Cheng

SESSION 6 DELAY TESTING AND CHIP PERFORMANCE MAXIMIZATION

Scan Based Testing of Dual/Multi Core Processors for Small Delay Defects 140
A. D. Singh

On-chip Programmable Capture for Accurate Path Delay Test and Characterization 148
R. Tayade, J. A. Abraham

An Automatic Post Silicon Clock Tuning System for Improving System Performance based on Tester Measurements..158
K. Nagaraj, S. Kundu

SESSION 7 ATPG AND SAT

CONCAT: CONflict Driven Learning in ATPG for Industrial designs..166
S. Bommu, K. Chandrasekar, R. Kundu, S. Sengupta

SAT-based State Justification with Adaptive Mining of Invariants 176
W. Wu, M. S. Hsiao

RTL Error Diagnosis Using a Word-Level SAT-Solver 186
S. Mirzaeian, F. Zheng, K. T. T. Cheng

SESSION 8 HIGH-PERFORMANCE INTERFACING

Embedded Power Delivery Decoupling in Small Form Factor Test Sockets 194
O. Vikinski, S. Lupo, G. Sizikov, C. Y. Chung

Measurement Repeatability for RF Test Within the Load-board Constraints of High Density and Fine Pitch SOC Applications..202
T. P. Warwick, G. Rivera, D. Waite, J. Russell, J. Smith

Wafer-Level Characterization of Probecards using NAC Probing 212
G. Y. Kim, E. Byunb, K. Kangb, Y. Junc, B. Kong

SESSION 9 POWER-AWARE DFT METHODS

A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs 221
V. Chickermane, P. Gallagher, J. Sage, P. Yuan, K. Chakravadhanula

Peak Power Reduction Through Dynamic Partitioning of Scan Chains...231
S. Almukhaizim, O. Sinanoglu

Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks 241
B. Nadeau-Dostie, K. Takeshita, J. Côté

SESSION 10 OPENS + SHORTS

Time-dependent Behaviour of Full Open Defects in Interconnect Lines 251
R. Rodríguez-Montañés, D. Arumí, J. Figueras, S. Eichenberger, C. Hora , B. Kruseman

Statistical Yield Modeling for Sub-wavelength Lithography 261
A. Sreedhar, S. Kundu

Detection of Internal Stuck-open Faults in Scan Chains 269
F. Yang, S. Chakravarty, N. Devta-Prasanna, S.M. Reddy, I. Pomeranz

SESSION 11 ADVANCES IN BOARD INTERCONNECT TEST TECHNOLOGY

Engineering Test Coverage on Complex Sockets 279
M. J. Schneider, A. Shafi

Solving In-Circuit Defect Coverage Holes with a Novel Boundary Scan Application 288
D. Dubberke, J. J. Grealish, B. V. Dick

Augmenting Boundary-Scan Tests for Enhanced Defect Coverage 297
D. Norrgard, K. P. Parker

SESSION 12 SYSTEM-LEVEL MICROPROCESSOR ONLINE TEST

Low Energy On-Line SBST of Embedded Processors 305
A. Merentitis, N. Kranitis, A. Paschalis, D. Gizopoulos

On-line Failure Detection in Memory Order Buffers 315
J. Carretero, X. Vera, P. Chaparro, J. Abella

VAST: Virtualization-Assisted Concurrent Autonomous Self-Test 325
I. Hiroaki, Y. Li, S. Mitra

SESSION 13 POWER IMPACT ON COMPRESSION AND AT-SPEED SCAN

Reducing Power Supply Noise in Linear-Decompressor-Based Test Data Compression Environment for At-Speed Scan Testing...335
M. F. Wu, J. L. Huang, X. Wen, K. Miyase

Low Power Scan Shift and Capture in the EDT Environment 345
D. Czysz, M. Kassab, X. Lin, G. Mrugalski, J. Rajski, J. Tyszer

Frequency and Power Correlation between At-Speed Scan and Functional Tests 355
S. Sde-Paz, E. Salomon

SESSION 14 DIAGNOSTICS

Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects..364
F. Wang, Y. Hu, H. Li, X. Li, J. Ye, Y. Huang

Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking – the methodology explained 374
P. Bastani, N. Callegari, L. C. Wang, M. S. Abadir

Efficiently Performing Yield Enhancements by Identifying Dominant Physical Root Cause from Test Fail Data 384
M. Sharma, B. Benware, L. Ling, D. Abercrombie, L. Lee, M. Keim, H. Tang, W. T. Cheng, T. P. Tai, Y. J. Chang, R. Lin, A. Man

SESSION 15 ACCESS AND OPENS AT BOARD TEST

Solder Bead on High Density Interconnect Printed Circuit Board 393
B. Chu

Finding Power/Ground Defects on Connectors – Case Study 398
S. Hird, R. Weng

SESSIONS 16 INNOVATIVE SOLUTIONS TO COMPLEX SOCS

Architecture for Testing Multi-Voltage Domain SOC 402
L. Souef, C. Eychenne, E. Alié

Integration of Hardware Assertions in Systems-on-Chip 412
J. Geuzebroek, B. Vermeulen

Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs 422
H. F. Ko, A. B. Kinsman, N. Nicolici

SESSIONS 17 ADVANCES IN DIAGNOSIS

An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis 432
X. Yu, R. D. Blanton

Detection and Diagnosis of Static Scan Cell Internal Defect 441
R. Guo, L. Lai, Y. Huang, W. T. Cheng

Optical Diagnostics for IBM POWER6 Microprocessor 451
P. Song, S. Ippolito, F. Stellari, J. Sylvestri, T. Diemoz, G. Smith, P. Muench, N. James, S. Kim, H. Saenz

SESSION 18 INDUSTRY EXPERIENCE WITH COMPLEX DESIGNS

Functional Test and Speed/Power Sorting of the IBM POWER6 and Z10 Processors 460
T. N. Pham, F. Clougherty, G. Salem, J. M. Crafts, J. Tetzloff, P. Moczygemba, T. M. Skergan

Transition Test on UltraSPARC T2 Microprocessor 467
L. C. Chen, P. Dickinson, P. Mantri, M. Gala, P. Dahlgren, S. Bhattacharya, O. Caty, K. Woodling, T. Ziaja, D. Curwen, W. Yee, E. Su, G. Gu, T. Nguyen

DFT Architecture for Automotive Microprocessors using On-Chip Scan Compression supporting Dual Vendor ATPG 477
H. Ahrens, R. Schlagenhaft, H. Lang, V. Srinivasan, E. Bruzzano

SESSION 19 POSTER PREVIEWS

SESSION 20 RF TESTING

Octal-Site EVM Tests for WLAN Transceivers on "Very" Low-Cost ATE Platforms 487
G. Srinivasan, H. C. Chao, F. Taenzler

Optimized EVM Testing for IEEE 802.11a/n RF ICs..496
E. Acar, S. Ozev, G. Srinivasan, F. Taenzler

EVM Testing of Wireless OFDM Transceivers Using Intelligent Back-End Digital Signal Processing Algorithms 506
V. Natarajan, H. Choi, D. Lee, R. Senguttuvan, A. Chatterjee

SESSION 21 TEST QUALITY-DEFLECTS, DPPM AND PATTERNS, OH MY!

Towards a World Without Test Escapes: The Use of Volume Diagnosis to Improve Test Quality..516
S. Eichenbergera, J. Geuzebroekb, C. Horab, B. Kruseman, A. Majhi

MODELING TEST ESCAPE RATE AS A FUNCTION OF MULTIPLE COVERAGES 526
K. M. Butler, J. M. Carulli, J. Saxena

Evaluating the Effectiveness of Physically-Aware N-Detect Test using Real Silicon 535
Y. T. Lin, O. Poku, R. D. Blanton, P. Nigh, P. Lloyd, V. Iyengar

SESSION 22 SOFTWARE TO THE RESCUE!

A Method to Generate a Very Low Distortion, High Frequency Sine Waveform Using an AWG...544
A. Maeda

Leveraging IEEE 1641 for Tester-Independent ATE Software 552
B. Van Wagenen, J. Vollmar, D. Thornton

Bridging the gap between Design and Test Engineering for Functional Pattern Development 562
E. Aderholz, H. Ahrens, M. Rohleder

SESSION 23 "OUTSIDE THE BOX" DFT SOLUTIONS

"Plug & Test" at System Level via Testable TLM Primitives...572
H. Alemzadeh, S. Di Carlo, F. Refan, P. Prinetto, Z. Navabi

Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits 582
W. K. Al-Assadi, S. Kakarla

Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes...591
B. Moore, M. Mangrum, C. Sellathamby, M. Reja, T. Weng, B. Bai, E. Reid, I. Filanovsky, S. Slupsky

SESSION 24 SYSTEMS EFFECTS OF ERRORS AND PROTECTION METHODS

On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors 601
N. Karimi, M. Maniatakos, A. Jas, Y. Makris

Using Implications for Online Error Detection 611
K. Nepal, N. Alves, J. Dworak, R. I. Bahar

A Field Analysis of System-level Effects of Soft Errors Occurring in Microprocessors used in Information Systems 621
S. Z. Shazli, M. Abdul-Aziz, M. B. Tahoori, D. R. Kaeli

SESSION 25 EMBEDDED MEMORY TEST

Direct Cell-Stability Test Techniques for an SRAM Macro with Asymmetric Cell-Bias-Voltage Modulation 631
A. Katayama, T. Yabe, O. Hirabayashi, Y. Takeyama, K. Kushida, T. Sasaki, N. Otsuka

A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs 638
T. Tseng, J. Li

Testing Methodology of Embedded DRAMs 647
C. Chang, M. C. T. Chao, R. F. Huang, D. Y. Chen

SESSION 26 RELIABILITY AND POWER SUPPLY NOISE ANALYSIS

Optimized Circuit Failure Prediction for Aging: Practicality and Promise 656
M. Agarwal, V. Balakrishnan, A. Bhuyan, K. Kim, B. C. Paul

SoC Test Architecture Design and Optimization Considering Power Supply Noise Effects 666
F. Yuan, Q. Xu

Observations of Supply-Voltage-Noise Dispersion in Sub-nsec 675
K. Takeuchi, G. Tanaka, H. Matsushita, K. Yoshizumi, Y. Katsuki, T. Sato

SESSION 27 ATE INSTRUMENTATION DESIGN IDEAS

A Hybrid A/D Converter with 120dB SNR and –125dB THD 683
M. Tamba

Generating Test Signals for Noise-Based NPR/ACPR Type Tests in Production 692
S. Aouini, G. W. Roberts

An Electronic Module for 12.8 Gbps Multiplexing and Loopback Test 701
D. C. Keezer, D. Minier, P. Ducharme, A. Majid

SESSION 28 PATH AND SMALL-DELAY FAULT ATPG

On Accelerating Path Delay Fault Simulation of Long Test Sequences 710
I. D. Huang, Y. S. Chang, S. Natarajan1, R. Sharma, S. K. Gupta

Implicit Identification of Non-Robustly Unsensitizable Paths using Bounded Delay Model....................719
D. Jayaraman, E. Flanigan, S. Tragoudas

Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects....................729
M. Yilmaz, K. Chakrabarty, M. Tehranipoor

SESSION 29 TEST STANDARDS 1

Boundary-Scan Testing of Power/Ground Pins...739
K. P. Parker, N. G. Jacobson

IEEE 1500 Core Wrapper Optimization Techniques and Implementation...747
B. Mullane, M. Higgins, C. MacNamee

Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard...757
L. T. Wang, R. Apte, S. Wu, B. Sheu, K. J. Lee, X. Wen, W. B. Jone, C. H. Yeh, W. S. Wang, H. J. Chao, J. Guo, J. Liu, Y. Niu, Y. C. Sung, C. C. Wang, F. Li

SESSION 30 TEST FOR PHYSICAL DEFECTS IN MEMORIES

Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs..............................766
Z. Al-Ars, S. Hamdioui, A. J. van de Goor, G. Mueller

A New Wafer Level Latent Defect Screening Methodology for Highly Reliable DRAM Using a Response Surface Method...776
J. Nam, S. Chun, G. Koo, Y. Kim, B. Moon, J. Lim, J. Joo, S. Kang, H. Kim, K. Shin, K. Kang, S. Kang

A High-Speed Structural Method for Testing Address Decoder Faults in Flash Memories 786
O. Ginez J. M. Portal, H. Aziza

SESSION 31 EMERGING TECHNOLOGIES TEST

Fabrication Defects and Fault Models for DNA Self-Assembled Nanoelectronics....................................796
V. Mao, C. Dwyer, K. Chakrabarty

Built-in Self-Test and Fault Diagnosis for Lab-on-Chip Using Digital Microfluidic Logic Gates..806
Y. Zhao, T. Xu, K. Chakrabarty

Testing Techniques for Hardware Security 816
M. Majzoobi, F. Koushanfar, M. Potkonjak

SESSION 32 DATA CONVERTER TESTING

Linearity Test Time Reduction for Analog-to-Digital Converters Using the Kalman Filter with Experimental Parameter Estimation 826
L. Jin

Built-in Self-Calibration of On-chip DAC and ADC 834
W. Jiang, V. D. Agrawal

A New Method for Measuring Aperture Jitter in ADC Output and Its Application to ENOB Testing 844
T. J. Yamaguchi, M. Kawabata, M. Soma, M. Ishida, K. Sawami, K. Uekusa

SESSION 33 TESTING FOR INTERCONNECT OPENS AND CROSSTALK

Test Generation for Interconnect Opens 853
X. Lin, J. Rajski

A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths 860
J. Lee, M. Tehranipoor

Extraction, Simulation and Test Generation for Interconnect Open Defects Based on Enhanced Aggressor-Victim Model 870
S. Hillebrecht, I. Polian, P. Engelke, B. Becker, M. Keim, W. T. Cheng

SESSION 34 TEST STANDARDS II

The Advantages of Limiting P1687 to a Restricted Subset 880
J. Doege, A. L. Crouch

A New Language Approach for IJTAG 888
M. Portolan, S. Goyal, B. V. Treuren, C. H. Chiang, T. Chakraborty, T. B. Cook

Problems Using Boundary-Scan for Memory Cluster Tests 898
B. G. Van Treuren, C. H. Chiang, K. Honaker

SESSION 35 SCAN-BASED COMPRESSION AND TRANSITION TESTS

Increasing Scan Compression by Using X-Chains 908
P. Wohl, J. A. Waicukauski, F. Neuveux

Align-Encode: Improving the Encoding Capability of Test Stimulus Decompressors 918
O. Sinanoglu

Launch-on-Shift-Capture Transition Tests 928
I. Park, E. J. McCluskey

A Tutorial on STDF Fail Datalog Standard 937
A. Khoche, P. Burlison, J. Rowe, G. Plowman

Parametric Testing of Optical Interfaces 947
B. Achkir, P. Zivny, B. Eklow

Justifying DFT with a Hierarchical Top-Down Cost-Benefit Model 948
S. Davidson

The Economics of Harm Prevention through Design for Testability 958
L. Y. Ungar

On-chip Timing Uncertainty Measurements on IBM Microprocessors 966
R. Franch, P. Restle, N. James, W. Huott, J. Friedrich, R. Dixon, S. Weitzel, K. Van Goor, G. Salem

Jitter and Signal Integrity Verification for Synchronous and Asynchronous I/Os at Multiple to 10 GHz/Gbps 973
M. P. Li

Jitters in high performance microprocessors 979
T. M. Mak

Beyond 10 Gbps? Challenges of Characterizing Future I/O Interfaces with Automated Test Equipment 985
J. Moreira, H. Barnes, H. Kaga, M. Comai, B. Roth, M. Culver

Embedded Testing in an In-Circuit Test Environment 995
J. Malian, B. Eklow

Hardware-based Error Rate Testing of Digital Baseband Communication Systems 1001
A. Alimohammad, S. F. Fard, B. F. Cockburn

Power-Aware DFT – Do we really need it? 1011
N. Mukherjee

Power-Aware DFT – Do we really need it? 1012
P. Krishnamurthy

Power-Aware DFT – Do Not Risk It, Use It 1013
B. Pouya

Some Burning Issues that Justify Power-Aware DFT 1014
J. Rearick

Analog Test Technology: Stable and Grounded, or Open Loop and Spurious? 1015
M. Purtell

Analog Test Technology: Stable and Grounded, or Open Loop and Spurious 1016
S. Goyal

Analog Test Technology: Challenges Abound 1017
T. J. Anderson

Analog & Mixed-Signal are Key for Test Development Engineering Program 1018
T. I. Schmitz

Will Test Compression Run Out of Gas? 1019
S. K. Goel, E. J. Marinissen

Will Test Compression Run Out of Gas? 1020
S. Bhatia

Will Test Compression Run Out Of Gas? 1021
S. Pateras

We Need Faster & Deeper Scan and More Realistic Tests 1022
J. Rivoir, S. Architect

The Limits of Compression 1024
T. W. Williams

Debug War Stories 1026
L. Winemberg

Debug War Stories 1027
D. Carder

Yield Learning: Everybody Gains, But Who Picks up the Tab? 1028
P. Burlison

The University DFT Tool Showdown - Introduction 1029
S. Davidson

Overview of OpenSPARC 1030
I. Parulkar

Functional test-bench refinement through automatic constraint extraction 1031
L. C. Wang, O. Guzey

Benchmarking Academic DFT Tools on the OpenSparc Microprocessor 1032
I. Polian

On the generation of test programs for chip multi-thread computer architectures 1033
D. Ravotto, E. Sanchez, M. S. Reorda, G. Squillero

Challenges in Scaling Software-Based Self-Testing to Multithreaded Chip Multiprocessors 1034
D. Gizopoulos

Overview of IEEE P1450.6.2 Standard Creating CTL Model For Memory Test and Repair 1036
N/A

IEEE P1581 drastically simplifies connectivity test for memory devices 1037
Heiko Ehrenberg

LOW POWER TEST 1038
S. Bahl, R. Sarkar, A. Garg

IEEE 1500 Compatible Secure Test Wrapper For Embedded IP Cores 1039
G. Chiu, J. C. Li

Test-Access Solutions for Three-Dimensional SOCs 1040
X. Wu, Y. Chen, K. Chakrabarty, Y. Xie

SOC Test Optimization with Compression-Technique Selection 1041
A. Larsson, X. Zhang, E. Larsson, K. Chakrabarty

SoC Yield Improvement: Redundant Architectures to the Rescue? 1042
J. Vial, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, A. Virazel

Platform Independent Test Access Port Architecture 1043
A. Margulis, D. Akselrod, T. Wood, S. Metsis

NoC Reconfiguration for Utilizing the Largest Fault-free Connected Sub-structure 1044
A. Alaghi, M. Sedghi, N. Karimi, Z. Navabi

VLSI Test Exercise Courses for Students in EE Department 1045
S. Komatsu

Hardware Overhead Reduction for Memory BIST 1046
M. Arai, K. Iwasaki, M. Nakao, I. Suzuki

A Low-Cost Programmable Memory BIST Design for Multiple Memory Instances 1047
C. Lin, C. Huang, D. Lu, C. Hsu, W. T. Chiu, Y. Chen, Y. Chang

The Importance of Functional-Like Access for Memory Test 1048
J. Phelps, C. Johnson, C. Goodrich, A. Kokrady

An Efficient Secure Scan Design for an SoC Embedding AES Core 1049
J. Song, T. Jung, J. Lee, H. Jeong, B. Kim, S. Park

Diagnosis of Mask-Effect Multiple Timing Faults in Scan Chains 1050
J. Ye, F. Wang, Y. Hu, X. Li

Diagnosis of Logic-to-chain Bridging Faults 1051
W. Liu, W. Tsai, H. Lin, J. C. Li

Power Distribution Failure Analysis Using Transition-Delay Fault Patterns 1052
J. Ma, J. Lee, M. Tehranipoor

Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy? 1053
L. Huang, Q. Xu

System JTAG Initiative Group Advancements 1054
B. G. Van Treuren

A Generic Framework for Scan Capture Power Reduction in Test Compression Environment 1055
X. Liu, F. Yuan, Q. Xu

High Test Quality in Low Pin Count Applications 1056
J. D'Souza, S. Mahadevan, N. Mukherjee, G. Rhodes, J. Moreau, T. Droniou, P. Armagnat, D. Sartoretti

Capture and Shift Toggle Reduction (CASTR) ATPG to Minimize Peak Power Supply Noise 1057
H. Lin, J. Wen, J. Li, M. Chang, M. Tsai, S. Huang, C. Tseng

Test Quality Improvement with Timing-aware ATPG: Screening small delay defect case study 1058
C. J. Chang, T. Kobayashi

FPGA Time Measurement Module: Preliminary Results 1059
W. J. Bowhers

Wireless Test Structure for Integrated Systems 1060
Z. Noun, P. Cauvet, M. Flottes, D. Andreu, S. Bernard

Overview of a High Speed Top Side Socket Solution 1061
J. Stewart, T. Animashaun

Improving the Accuracy of Test Compaction through Adaptive Test Update 1062
S. Biswas, R. D. Blanton

Author Index