## TABLE OF CONTENTS

Invited Talk 1: Learning from the Primary Visual Cortex to Recover Vision for the Blind by Microstimulation

Mohamad Sawan, Benoit Gosselin, Jonathan Coulombe

<table>
<thead>
<tr>
<th>Section</th>
<th>Title Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Gate Design</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>Using Positive Feedback Adiabatic Logic to Implement Reversible Toffoli Gates</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>A Subthreshold SCL Based Pipelined Encoder for Ultra-Low Power 8-bit Folding/Interpolating ADC</td>
<td>9</td>
</tr>
<tr>
<td>1.2</td>
<td>Reliable Digital Systems</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>Subthreshold AES S-Box with Increased Power Analysis Resistance</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>Power-Aware Reliable Embedded Software Design</td>
<td>17</td>
</tr>
<tr>
<td>2.1</td>
<td>Amplifiers I</td>
<td>21</td>
</tr>
<tr>
<td></td>
<td>60-GHz Amplifier Employing Slow-wave Transmission Lines in 65-nm CMOS</td>
<td>21</td>
</tr>
<tr>
<td></td>
<td>A 90nm CMOS UWB LNA</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td>A 130nm CMOS Programmable Operational Amplifier</td>
<td>29</td>
</tr>
<tr>
<td>2.2</td>
<td>Design Verification and Optimization</td>
<td>33</td>
</tr>
<tr>
<td></td>
<td>Automatic Verification Plan Generation to Speed Up SoC Verification</td>
<td>33</td>
</tr>
<tr>
<td></td>
<td>Survival of an Object Oriented Simulation Framework Through SystemC Version Upgrades</td>
<td>37</td>
</tr>
<tr>
<td></td>
<td>An Exact Breadth-First Search Algorithm for the Multiple Constant Multiplications Problem</td>
<td>41</td>
</tr>
<tr>
<td></td>
<td>Invited Talk 2: Embedded Signal Processing in Impedance Spectroscopy</td>
<td>47</td>
</tr>
</tbody>
</table>

Mart Min
3.1 Amplifiers II

A 72.2Mbit/s Transformer-Based Power Amplifier in 65nm CMOS for 2.4GHz 802.11n WLAN
Jonas Fritzin, Atila Alvandpour

An Automatic Gain Control Front-End Optical Receiver for Multi-Level Data Transmission
Mohamed Atef, Robert Swoboda, Horst Zimmerman

3.2 Digital Design

Partial Reconfiguration Applied in an On-line Evolvable Pattern Recognition System
Jim Torresen, Geir Aarstad Senland, Kyrre Glette

Hardware Comparison of the Hash Function Candidates RADIOGATUN, MAME, and LAKE
Luca Henzen, Flavio Carbognani, Norbert Felber, Wolfgang Fichtner

4. POSTER SESSION I

Transient Properties of Internal State Initialization Strategies in Reconfigurable Digital Signal Processing Channels
Tamás Kovácsbázy, Gábor Péceli

Switched Capacitor Sample-and-Hold Circuit with Input Signal Range Beyond Supply Voltage
Francesco Centurelli, Andrea Simonetti, Alessandro Trifiletti

Low-Voltage, Low-Power, and Wide-Tuning-Range Ring-VCO for Frequency ΔΣ Modulator
Tuan-Vu Cao, Dag T. Wisland, Tor Sverre Lande, Farshad Moradi

A 20MS/s 11-bit Digital-to-Analog Converter Using a Combined Capacitor and Resistor Network
Milos Davidovic, Alexander Nemecek, Gerald Zach, Horst Zimmermann

On-line Distributed Thermal Sensing and Monitoring of Multicore Systems
Kameswar Rao Vaddina, Liang Guang, Ethiopia Nigussie, Pasi Liljeberg, Juha Plosila

CMOS Temperature Sensor Using Periodic Averaging for Error Reduction
Mikail Yücetaş, Lasse Aaltonen, Kari Halonen

Microprocessor-based System Test Using Debug Interface
Sergei Devadze, Artur Jutman, Anton Tsertov, Martin Instenberg, Raimund Ubar

Application of Sequential Test Set Compaction to LFSR Reseeding
Igor Aleksejev, Artur Jutman, Jaan Raik, Raimund Ubar

Comparison of Fixed-Point Arithmetic Errors for the FPGA-Based CRAIMOT Basis Function Generators
Maris Terauds, Gatis Vaters, Uldis Derums, Nauris Vasilevskis, Peteris Misans

5.1 Filters and Mixers

Bi-directional Band Pass / Band Stop Filter Ased on Current-Starved Pseudo Floating-Gate Inverters
Mehdi Azadmehr, Yngvar Berg
High Level Synthesis of Parallel Tile Processing Units with Non-Uniform Memory Accesses .......................................................... 198
Rosilde Corvino, Stephane Mancini, Roberto Guizzetti

Hierarchical Agent Monitoring NoCs: a Design Methodology with Scalability and Variability .......................................................... 202
Wei Yin, Liang Guang, Pekka Rantala, Pasi Liljeberg, Jouni Isoaho, Hannu Tenhunen

Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication .................................................. 208
Ulhas Deshmukh, Vineet Sahula

8.1 Generators
Noise and Jitter Transfer Characteristics of an On-chip Voltage Reference-Locked Loop ................................................ 212
Ilkka Kristian Nissinen, Juha Tapio Kostamovaara

Investigation of First-Order Digital Bang-Bang Phase-Locked Loops with Reference Clock Jitter ...................................................... 217
Stefan Tertinek, Orla Feely

A 5.4GHz 90-nm CMOS Digitally Controlled LC Oscillator with 21% Tuning Range, 1.1MHz Resolution, and 180dB FOM .............................................. 223
Ping Lu, Henrik Sjöland

8.2 Network-on-Chip
Low-latency and Energy-efficient Monitoring Interconnect for Hierarchical-agent-monitored NoCs .................................................. 227
Liang Guang, Pekka Rantala, Ethiopia Nigussie, Jouni Isoaho, Hannu Tenhunen

Distributed Traffic Monitoring Methods for Adaptive Network-on-Chip ................................................................................ 233
Ville Rantala, Teijo Lehtonen, Pasi Liljeberg, Juha Plosila

High Throughput High Performance NoC Switch ........................................... 237
Mohamed A. Abd El ghany, Magdy A. El-Moursy, Mohamed Ismail

Invited Talk 4: Physical Design Automation at Transistor Level ............................................................... 241
Ricardo Reis

9.1 Analog Design
Design and Behavioral Simulation of Comparator-Based Switched-Capacitor Circuits ..................................... 246
Carsten Wulff, Trond Ytterdal

NETTAN - A Tool for Analysis and Iterative Design of Analog-, Digital- and Switched-Capacitor Filters ........................................ 250
Svante Signell

Analog Circuit Calibration with Single Poly Non-Volatile Memories .......................................................... 254
Kristian M. Hafkemeyer, Arthur Schott, Paola Vega-Castillo, Wolfgang H. Krautschneider

Net Balanced Floorplanning Based on Elastic Energy Model .......................................................... 258
Wei Liu, Alberto Nannarelli

9.2 ADC-s
A 2.5-GS/s 30-mW 4-bit Flash ADC in 90nm CMOS ......................................................... 264
Timmy Sundström, Atila Alvandpour
4-bit, 15 GS/s ADC in SiGe ................................................................. 268
  Yevgen Borokhovych, Hans Gustat

Towards a Second Order FDSM Analog-to-Digital Converter for Wireless Sensor Network Nodes ................................................................. 272
  Jørgen Andreas Michaelsen, Dag T. Wisland

A Power-Adaptable Entropy-Coding A/D Converter ...................................... 276
  Nashwa Abo Elneel, Erkan Aksoy, Dietmar Schroeder

Author Index