2008
Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture

MICRO-41

November 8-12, 2008
Lake Como, Italy
# Table of Contents

## Keynotes

Microarchitecture in the System-level Integration Era

*Charles R. Moore*

Architectures and Algorithms for Millisecond-Scale Molecular Dynamics Simulations of Proteins

*David E. Shaw*

## Session 1P: Instruction-Level Parallelism

Temporal Instruction Fetch Streaming

*M. Ferdman, T. F. Wenisch, A. Ailamaki, B. Falsafi and A. Moshovos*

A Distributed Processor State Management Architecture for Large-Window Processors

*I. González, M. Galluzzi, A. Veindenbaum, M. A. Ramírez, A. Cristal and M. Valero*

Strategies for Mapping Dataflow Blocks to Distributed Hardware

*B. Robatmili, K. E. Coons, D. Burger and K. S. McKinley*

## Session 2P: Cache Coherence and Cache Modeling

Virtual Tree Coherence: Leveraging Regions and In-Network Multicast Trees for Scalable Cache Coherence

*N. D. Enright Jerger, L.-S. Peh and M. H. Lipasti*

Token Tenure: PATCHing Token Counting Using Directory-Based Cache Coherence

*A. Raghavan, C. Blundell and M. M. K. Martin*

Hybrid Analytical Modeling of Pending Cache Hits, Data Prefetching, and MSHRs

*X. E. Chen and T. M. Aamodt*

## Session 3P: Cache Architectures for Security and Availability

Implementing High Availability Memory with a Duplication Cache

*N. Aggarwal, J. E. Smith, K. K. Saluja, N. P. Jouppi and P. Ranganathan*

A Novel Cache Architecture with Enhanced Performance and Security

*Z. Wang and R. B. Lee*

A Small Cache of Large Ranges: Hardware Methods for Efficiently Searching, Storing, and Updating Big Dataflow Tags

*M. Tiwari, B. Agrawal, S. Mysore, J. Valamehr and T. Sherwood*

## Session 4A: Reliability, Availability, Security

SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits

*V. R. Vasisht and H. S. Lee*
Testudo: Heavyweight Security Analysis via Statistical Sampling ........................................ 117
Joseph L. Greathouse, Ilya Wagner, David A. Ramos, Gautam Bhatnagar, Todd Austin, Valeria Bertacco and Seth Pettie

Facelift: Hiding and Slowing Down Aging in Multicores .......................................................... 129
Abhishek Tiwari and Josep Torrellas

The StageNet Fabric for Constructing Resilient Multicore Systems ........................................ 141
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason Blome and Scott Mahlke

Session 4B: Embedded and Special Purpose Architectures

From SODA to Scotch: The Evolution of a Wireless Baseband Processor ................................. 152
Mark Woh, Yuan Lin, Sangwon Seo, Scott Mahlke, Trevor Mudge, Chaitali Chakrabarti, Richard Bruce, Danny Kershaw, Alastair Reid, Mladen Wilder and Krisztian Flautner

Tradeoffs in Designing Accelerator Architectures for Visual Computing ................................. 164
Aqeel Mahesri, Daniel Johnson, Neal Crago and Sanjay J. Patel

Toward A Multicore Architecture for Real-time Ray-tracing .................................................... 176
Venkatraman Govindaraju, Peter Djeu, Karthikeyan Sankaralingam, Mary Vernon and William R. Mark

Power to the People: Leveraging Human Physiological Traits to Control Microprocessor Frequency ...... 188
Alex Shye, Yan Pan, Ben Scholbrock, J. Scott Miller, Gokhan Memik, Peter A. Dinda and Robert P. Dick

Session 5A: Memory and Cache Architectures

Prefetch-Aware DRAM Controllers ......................................................................................... 200
Chang Joo Lee, Onur Mutlu, Veynu Narasiman and Yale N. Patt

Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency .................. 210
Hongzhong Zheng, Jiang Lin, Zhao Zhang, Eugene Gorbatov, Howard David and Zhichun Zhu

Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache Efficiency ........ 222
Haiming Liu, Michael Ferdman, Jaehyuk Huh and Doug Burger

Session 5B: Transactions and Runtime Systems

Notary: Hardware Techniques to Enhance Signatures ................................................................. 234
Luke Yen, Stark C. Draper and Mark D. Hill

Dependence-Aware Transactional Memory for Increased Concurrency ....................................... 246
Hany E. Ramadan, Christopher J. Rossbach and Emmett Witchel

Reducing the Harmful Effects of Last-Level Cache Polluters with an OS-Level, Software-Only Pollute Buffer 258
Livio Soares, David Tam and Michael Stumm

Session 6A: Modeling, Simulation and Verification

CPR: Composable Performance Regression for Scalable Multiprocessor Models ......................... 270
Benjamin C. Lee, Jamison Collins, Hong Wang and David Brooks

Kypros Constantinides, Onur Mutlu and Todd Austin
Verification of Chip Multiprocessor Memory Systems Using A Relaxed Scoreboard .......................... 294
Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin Firoozshahian, Stephen Richardson and Mark Horowitz

Session 6B: Multicore and Multithreading

A Performance-Correctness Explicitly-Decoupled Architecture .................................................. 306
Alok Garg and Michael C. Huang

Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach ................................................................. 318
Ramazan Bitirgen, Engin İpek and José F. Martínez

Copy Or Discard Execution Model For Speculative Parallelization On Multicores ......................... 330
Chen Tian, Min Feng, Vijay Nagarajan and Rajiv Gupta

Session 7A: Interconnects

Token Flow Control ................................................. 342
Amit Kumar, Li-Shiuan Peh and Niraj K. Jha

Adaptive Data Compression for High-Performance Low-Power On-Chip Networks .................... 354
Yuho Jin, Ki Hwan Yum and Eun Jung Kim

Efficient Unicast and Multicast Support for CMPs ................................................................. 364
Samuel Rodrigo, José Flich, José Duato and Mark Hummel

Power Reduction of CMP Communication Networks via RF-Interconnects .............................. 376
M-C. Frank Chang, Jason Cong, Adam Kaplan, Chunyue Liu, Mishali Naik, Jagannath Premkumar, Glenn Reinman, Eran Socher and Sai-Wang Tam

Session 7B: Process Variation

Evaluating the Effects of Cache Redundancy on Profit ............................................................ 388
Abhishek Das, Berkin Ozisikyilmaz, Serkan Ozdemir, Gokhan Memik, Joseph Zambreno and Alok Choudhary

NBTI Tolerant Microarchitecture Design in the Presence of Process Variation ......................... 399
Xin Fu, Tao Li and José Fortes

Shapeshifter: Dynamically Changing Pipeline Width and Speed to Address Process Variations ...... 411
Eric Chun, Zeshan Chishti and T. N. Vijaykumar

EVAL: Utilizing Processors with Variation-Induced Timing Errors ........................................... 423
Smruti Sarangi, Brian Greskamp, Abhishek Tiwari and Josep Torrellas

Session 8P: Circuits and Microarchitectures

Microarchitecture Soft Error Vulnerability Characterization and Mitigation under 3D Integration Technology ................................................................. 435
Wangyuan Zhang and Tao Li

Low-Power, High-Performance Analog Neural Branch Prediction .......................................... 447
Renée St. Amant, Daniel A. Jiménez and Doug Burger