10th International Symposium on Quality Electronic Design (ISQED 2009)

Session 1A: Aging Aware Design

Small Embeddable NBTI Sensors (SENS) for Tracking On-Chip Performance Decay
Adam Cabe, Zhenyu Qi, Stuart Wooters, Travis Blalock and Mircea Stan, University of Virginia

An Unified FinFET Reliability Model Including High K Gate Stack Dynamic Threshold Voltage, Hot Carrier Injection, and Negative Bias Temperature Instability
Chenyue Ma1,2, Bo Li1, Lining Zhang2, Jin He1,2, Xing Zhang2, Xinnan Lin1, and Mansun Chan3
1Shenzhen Graduate School of Peking Univ, 2Peking Univ, 3Hong Kong University of Science and Technology

NBTI-Aware Statistical Circuit Delay Assessment
Balaji Vaidyanathan1,2, Anthony S. Oates1, Yuan Xie2, Yu Wang3, 1TSMC, 2Penn. State Univ., 3Tsinghua Univ.

On the Efficacy of Input Vector Control to Mitigate NBTI Effects and Leakage Power
Yu Wang1, Xiaoming Chen1, Wenping Wang2, Varsha Balakrishnan2, Yu Cao2, Yuan Xie3 and Huazhong Yang1
1Tsinghua Univ., 2Arizona State Univ., 3Pennsylvania State Univ.

Session 1B: Robust Circuits

Power & Variability Test Chip Architecture and 45nm-Generation Silicon-Based Analysis for Robust, Power-Aware SoC Design
Ramnath Venkatraman, Ruggero Castagnetti, Andres Teene, Benjamin Mbooumboou and Shiva Ramesh, LSI Corp

On-Chip Dynamic Worst-Case Crosstalk Pattern Detection and Elimination for Bus-based Macro-cell Designs
Hariharan Sankaran and Srinivas Katkoori, University of South Florida

Worst Case Timing Jitter and Amplitude Noise in Differential Signaling
Wei Yao, Yiyu Shi, Lei He, Sudhakar Pamarti, Yu Hu, UCLA

A PVT Aware Accurate Statistical Logic Library for High-κ Metal-Gate Nano-CMOS
Dhruva Ghai1, Saraju P. Mohanty1, Elias Kougianos1, Priyadarsan Patra2, 1University of North Texas, 2Intel Corporation

Session 1C: Library & Modeling

A General Piece-wise Nonlinear Library Modeling Format and Size Reduction Technique for Gate-level Timing, SI, Power, and Variation Analysis
Xin Wang, Alireza Kasnavi and Harold Levy, Synopsys Inc

Leakage Optimization Using Transistor-Level Dual Threshold Voltage Cell Library
Chandra S. Nagarajan1, Lin Yuan2, Gang Qu3, Barbara G. Stamps4, 1Cisco Corp., 2Synopsys Inc., 3Univ. of Maryland, 4Atmel Corp

Accurate Closed-form Parameterized Block-based Statistical Timing Analysis Applying Skew-normal Distribution
Chun-Yu Chuang1 and Wai-Kei Mak2, 1ITRI, 2National Tsing Hua University

Characterization of Sequential Cells for Constraint Sensitivities
Savithri Sundareswaran1, Jacob Abraham2, Rajendran Panda1, Yun Zhang1 and Amit Mittal1
1Freescale, 2The Univ. of Texas at Austin
Session 1D: Design & Modeling in Emerging Technologies

PETE: A Device/Circuit Analysis Framework for Evaluation and Comparison of Charge Based Emerging Devices ................................................................. 80
Charles Augustine\(^1\), Arijit Raychowdhury\(^2\), Yunfei Gao\(^1\), Mark Lundstrom\(^1\), Kaushik Roy\(^1\)
\(^1\)Purdue University, \(^2\)Intel

Architecture Design Exploration of Three-Dimensional (3D) Integrated DRAM .......................................................... 86
Rakesh Anigundi\(^1\), Hongbin Sun\(^2\), James Lu\(^1\), Ken Rose\(^1\), and Tong Zhang\(^1\)
\(^1\)Rensselaer Polytechnic Institute, \(^2\)Xi’an Jiaotong University

Accurate Buffer Modeling with Slew Propagation in Subthreshold Circuits ......................................................... 91
Jeremy Tolbert and Saibal Mukhopadhyay, Georgia Institute of Technology

Robust Differential Asynchronous Nanoelectronic Circuits ................................................................. 97
Bao Liu, The University of Texas at San Antonio

Session 2A: Circuits for Noise & Variation Tolerance

An Enhanced Topology for Reliability of a High Performance 3.3V I/O Buffer in a Single-well Bulk CMOS 1.8v-oxide Low voltage Process .......................................................... 103
Karthik Rajagopal, Aatmesh, and Vinod Menezes, Texas Instruments

The Design of a Low-Power High-Speed Current Comparator in 0.35-µm CMOS Technology ........ 107
Soheil Ziabakhsh\(^1\), Hosein Alavi-Rad\(^1\), Mohammad Alavi-Rad\(^2\), Mohammad Mortazavi\(^2\)
\(^1\)Guilan University, \(^2\)Sharif University of Technology

Comparison of Supply Noise and Substrate Noise Reduction in SiGe BiCMOS and FDSOI Processes ....................................................................................................................... 112
Wai Leng Cheong, Brian Owens, HuiEn Pham, Christopher Hanken, Jim Le, Terri Fiez and Kartikeya Mayaram, Oregon State University

An Effective Staggered-Phase Damping Technique for Suppressing Power-Gating Resonance Noise during Mode Transition ................................................................................. 116
Charbel J. Akl\(^1\), Rafic A. Ayoubi\(^2\), Magdy A. Bayoumi\(^1\), \(^1\)Univ of Louisiana at Lafayette, \(^2\)Univ of Balamand

Session 2B: Power vs Performance Trade-offs

Design and Application of Multi-Modal Power-Gating Structures ................................................................. 120
Ehsan Pakbaznia and Massoud Pedram, University of Southern California

Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization ................................................................. 127
Kwangok Jeong, Andrew B. Kahng and Hailong Yao, University of California at San Diego

Parameter Tuning in SVM-Based Power Macro-Modeling ......................................................................................... 135
Antonio Gusmão, L. Miguel Silveira and José Monteiro, TU Lisbon

Performance-Energy Tradeoffs in Reliable NoCs ......................................................................................... 141
Ying-Cherng Lan\(^1\), Michael Chin Chen\(^1\), Wei-De Chen\(^1\), Sao-Jie Chen\(^1\), Yu-Hen Hu\(^2\)
\(^1\)National Taiwan University, \(^2\)University of Wisconsin, Madison
Session 2C: Process Variation

3D-GCP: An Analytical Model for the Impact of Process Variations on the Critical Path Delay Distribution of 3D ICs ................................................................. 147
Siddharth Garg and Diana Marculescu, Carnegie Mellon University

Control of Design Specific Variation in Etch-Assisted Via Pattern Transfer by Means of Full-Chip Simulation ................................................................. 156
Valeriy Sukharev1, Ara Markosian1, Armen Kteyan1, Levon Manukyan1, Nikolay Khachatryan1, Jun-Ho Choy1, Hasnask Lazaryan1, Henrik Hovsepyan1, Seiji Onoue2, Takuo Kikuchi2, Tetsuya Kamigaki2
1Mentor Graphics Corporation, Taiwan Semiconductor Manufacturing Company

New Subthreshold Concepts in 65nm CMOS Technology .......................................................... 162
Farshad Moradi1, Dag T. Wisland1, Hamid Mahmoodi2, Ali Peiravi3, Snorre Aunet1, Tuan Vu Cao1
1University of Oslo, 2San Francisco State University, 3Ferdowsi University of Mashhad

On-Chip Transistor Characterization Arrays with Digital Interfaces for Variability Characterization .......................... 167
Simeon Realov, William McLaughlin, K. L. Shepard, Columbia University

Session 2D: Embedded Papers

Variability-Aware Optimization of Nano-CMOS Active Pixel Sensors using Design and Analysis of Monte Carlo Experiments .............................................. 172
Dhruva Ghai, Saraju Mohanty and Elias Kougianos, University of North Texas

Yield Evaluation of Analog Placement with Arbitrary Capacitor Ratio ........................................ 179
Jwu-E Chen1, Pei-Wen Luo2 and Chin-Long Wey1,
1National Central University, 2Industrial Technology Research Institute

Analysis of Performance and Reliability Trade-Off in Dummy Pattern Design for 32-nm Technology ............................................................. 185
Aditya Karmarkar, Xiaopeng Xu, Victor Moroz, Greg Rollins and Xiao Lin, Synopsys

Statistical Yield Analysis of Silicon-On-Insulator Embedded DRAM ........................................ 190
R. Kanj, R. Joshi, JB Kuang, J. Kim, M. Meterelliyo, W. Reohr, S. Nassif and K. Nowka, IBM Corp.

Hiroki SUNAGAWA, Haruiko TERADA, Akira TSUCHIYA, Kazutoshi KOBAYASHI and Hidetoshi ONODERA, Kyoto University

Trading Off Higher Execution Latency for Increased Reliability in Tile-based Massive Multi-core Architectures ........................................ 201
Enric Musoll, ConSentry Networks

A Simulation-Based Strategy used in Electrical Design for Reliability ..................................... 208
Yan Liu, Scott Harelend, Donald Hall, Bill Wold, Roger Huing, Robert Mehregan, Ronen Malka, Manish Sharma and Tom Lane, Medtronic, Inc.

Estimation and Optimization of Reliability of Noisy Digital Circuits ........................................ 213
Satish Sivaswamy, Kia Bazargan and Marc Riedel, University of Minnesota

Combination Logic SER Estimation with the Presence of Re-convergence ................................. 220
Biwei Liu, Shuming Chen, Yi Xu, National University of Defense Technology

Effect of NDD Dosage on Hot-Carrier Reliability in DMOS Transistors .................................. 226
Jone F. Chen1, Kuen-Shiuan Tian1, Shiang-Yu Chen1, Kuo-Ming Wu7 and C. M. Liu7
1National Cheng Kung University, 2Taiwan Semiconductor Manufacturing Company
Side Channel Aware Leakage Management in Nano-scale Cryptosystem-on-Chip (CoC) ........................................ 230
Amirali Khatib Zadeh and Catherine Gebotys, University of Waterloo

An Effective Approach to Detect Logic Soft Errors in Digital Circuits Based on GRAAL ........................................ 236
Hai YU, Michael Nicolaides and Lorena Anghel, TIMA

An Efficient Approach to SIP Design Integration ..................................................................................................... 241
Meng-Syue Chan, Chun-Yao Wang and Yung-Chih Chen, National Tsing Hua University

A New Low Power Test Pattern Generator Using a Variable-Length Ring Counter .............................................. 248
Bin Zhou1, Yi-zheng Ye1, Zhao-lin Li2, Xin-chun Wu1, Rui Ke1,
1Harbin Institute of Technology, 2Tsinghua University

A Case Study on Logic Diagnosis for System-on-Chip .............................................................................................. 253
Youssef Benabboud1, Alberto Bosio1, Patrick Girard1, Serge Pravossoudovitch1, Arnaud Virazel1,
Laroussi Bouzaida2 and Isabelle Izaute2, 1LIRMM - UM2-CNRS, 2STMICROELECTRONICS

Proactive Management of X's in Scan Chains for Compression ............................................................................. 260
Anshuman Chandra, Yasunari Kanzawa and Rohit Kapur, Synopsys

A Built-In Self-Calibration Scheme for Pipelined ADCs .......................................................................................... 266
Hsiu-Ming (Sherman) Chang1, Kuan-Yu Lin2, Chin-Hsuan Chen1 and Kwang-Ting (Tim) Cheng1,
1UC Santa Barbara, 2ITRI

A Geometric Approach to Register Transfer Level Satisfiability ............................................................................. 272
Héctor Navarro1, Saeid Nooshabadi2, Juan A. Montiel-Nelson1, Victor Navarro-Botello1, J. Sosa1
and José C. García1, 1Univ. of Las Palmas de Gran Canaria, 2Gwangju Institute of Science and Technology

Efficient Diagnosis Algorithms for Drowsy SRAMs ............................................................................................... 276
Bing-Wei Huang and Jin-Fu Li, National Central University

Incremental Power Optimization for Multiple Supply Voltage Design ................................................................. 280
Yuchun Ma, Xiang Qiu, Xiangqing He and Xianlong Hong, Tsinghua University

IP Protection Platform Based on Watermarking Technique ....................................................................................... 287
Yun Du, Yangshuo Ding, Yujie Chen and Zhiqiang Gao, Tsinghua University

Statistical Static Performance Analysis of Asynchronous Circuits Considering Process Variation ........................................ 291
Mohsen Raji, Behnam Ghvavami and Hossein Pedram, Amirkabir University of Technology

A Software Pipelining Algorithm in High-Level Synthesis for FPGA Architectures ............................................. 297
Lei Gao1, David Zaretsky2, Gaurav Mittal3, Dan Schonfeld1 and Prith Banerjee2,
1University of Illinois at Chicago, 2Binachip Inc

Phenomenological Model for Gate Length Bias Dependent Inverter Delay Change with Emphasis on Library Characterization ........................................................................................................ 303
Qian Ying Tang1, Qiang Chen2, Niloy Chatterjee2, Vedank Tripathi2, Natarajan Nandagopalan2,
and Sridhar Tirumala2, 1UC Berkeley, 2Synopsys

Statistical Decoupling Capacitance Allocation By Efficient Numerical Quadrature Method ................................ 309
Thom Jefferson Eguia, Ning Mi and Sheldon Tan, University of California Riverside

A Novel ACO-based Pattern Generation for Peak Power Estimation in VLSI Circuits ........................................ 317
Yi-Ling Liu, Chun-Yao Wang, Yung-Chih Chen and Ya-Hsin Chang, National Tsing Hua University

Switch Level Optimization of Digital CMOS Gate Networks .................................................................................. 324
Leomar Rosa Jr.1, Felipe Schneider2, Renato Ribas1 and Andre Reis2, 1UFPel, 2Nangate Inc, 3UFRGS
### Session 3A: System Level Modeling & Design

**hArtes Design Flow for Heterogeneous Platforms** ................................................................. 330  
Mohammad Rashid¹, Fabrizio Ferrandi² and Koen Bertels³  
¹Thomson R&D France, ²Politecnico di Milano, ³Delft University

**An Efficient Reliability Evaluation Approach for System-Level Design of Embedded Systems** 339  
Adeel Israr, Abdulhadi Shoufan and Sorin Huss, TU Darmstadt

**A Case Study on System-Level Modeling by Aspect-Oriented Programming** .......................... 345  
Feng Liu¹, Otmane Ait Mohamed², Xiaoyu Song³ and Qingping Tan¹  
¹National Lab of Parallel Distributed Processing, ²Concordia University Montreal, ³Portland State University

**Performance Evaluation of Wireless Networks on Chip Architectures** .................................... 350  
Amlan Ganguly¹, Kevin Chang¹, Partha Pande¹, Benjamin Belzer¹ and Alireza Nojeh²  
¹Washington State University, ²University of British Columbia

### Session 3B: System & Interface Validation

**Validating Physical Access Layer of WiMAX Using System Verilog** ........................................ 356  
Albert Chiang¹, Wei-Hua Han¹ and Bhanu Kapoor², ¹Synopsys, ²Mimasic

**Accelerating Jitter Tolerance Qualification for High Speed Serial Interfaces** ......................... 360  
Yongquan Fan and Zeljko Zilic, McGill University

**Improving the Accuracy of Rule-based Equivalence Checking of System-level Design Descriptions by Identifying Potential Internal Equivalences** ................................................. 366  
Hiroaki Yoshida and Masahiro Fujita, University of Tokyo and CREST

**Efficient SAT-Based Techniques for Design of Experiments by Using Static Variable Ordering** 371  
Miroslav Velev and Ping Gao, Aries Design Automation

**An Abstraction Mechanism to Maximize Stimulus Portability Across RTL, FPGA, Software Models and Silicon of SoCs** ................................................................. 377  
Mrinal Bose, Prashant Naphade, Jayanta Bhadra and Hillel Miller, Freescale Semiconductor Inc

### Session 3C: Quality Digital Design

**Timing Yield Estimation of Digital Circuits using a Control Variate Technique** ....................... 382  
Javid Jaffari and Mohab Anis, Spry Design Automation & University of Waterloo

**A Unified Gate Sizing Formulation for Optimizing Soft Error Rate, Cross-talk Noise and Power under Process Variations** ................................................................. 388  
Koustav Bhattacharya and Nagarajan Ranganathan, University of South Florida

**TuneLogic: Post-Silicon Tuning of Dual-Vdd Designs** ............................................................ 394  
Stephen Bijansky, Sae Kyu (Scott) Lee and Adnan Aziz, University of Texas at Austin

**A Case for Exploiting Complex Arithmetic Circuits towards Performance Yield Enhancement** .... 401  
Shingo Watanabe¹, Masanori Hashimoto² and Toshinori Sato³  
¹Kyushu Institute of Technology, ²Osaka University, ³Fukuoka University

**A Systematic Approach to Modeling and Analysis of Transient Faults in Logic Circuits** ............ 408  
Natasa Miskov-Zivanov and Diana Marculescu, Carnegie Mellon University
Session 3D: Embedded Papers

ESD Event Simulation Automation using Automatic Extraction of the Relevant Portion of a Full Chip ................................................................. 414
Thorsten Weyl1, Dave Clarke1, Karl Rinne2 and James A. Power1, 1Analog Devices, 2University of Limerick

Parametric Analysis to Determine Accurate Interconnect Extraction Corners for Design Performance ........................................................................................................... 419
Ayhan Mutlu, Kelvin Le, Ruben Molina and Mustafa Celik, Extreme DA Corporation

Exploratory Study on Circuit and Architecture Design of Very High Density Diode-Switch Phase Change Memories ................................................................................................ 424
Shu Li and Tong Zhang, Rensselaer Polytechnic Institute

Adaptive Voltage Controlled Nanoelectronic Addressing for Yield, Accuracy and Resolution ...... 430
Bao Liu, University of Texas at San Antonio

Defect Characterization in Magnetic Field Coupled Arrays ................................................................................................................................. 436
Anita Karmi, Javier Pulecio and Sanjukta Bhanga, University of South Florida

CAD Utilities to Comprehend Layout-Dependent Stress Effects in 45 nm High-Performance SOI Custom Macro Design ........................................................................................................... 442
Akiif Sultan, John Faricelli, Sushant Suryagandh, Hans VanMeer, Kaveri Mathur, James Pattison, Sean Hannon, Greg Constant, Kalyana Kumar, Kevin Carrejo, Joe Meier, Rasit Topaloglu, Darin Chan, Uwe Hahn, Thorsten Knopp, Victor Andrade, Bill Gardiol, Steve Hejl, David Wu, James Buller, Larry Bair, Ali Aicel, Yuri Apanovich, AMD

A 1.2 Volt, 90nm, 16-Bit Three Way Segmented Digital to Analog Converter (DAC) for Low Power Applications ................................................................................................................................. 447
Maruthi Chandrasekhar B and Sudeb Dasgupta, Indian Institute of Technology, Roorkee

Design Methodology of High Performance On-Chip Global Interconnect Using Terminated Transmission-Line ................................................................................................................... 451
Yulei Zhang1, Ling Zhang1, Alina Deutsch2, George Katopis3, Daniel Dreps1, James Buckwalter1, Ernest Kuh3 and Chung-Kuan Cheng1, 1UC San Diego, 2IBM, 3UC Berkeley

New Word-line Driving Scheme for Suppressing Oxide-Tunneling Leakage in Sub-65-nm SRAMs ........................................................................................................................................ 459
Ji-Hye Bong1, Yong-Jin Kwon1, Kyeong-Sik Min1,2 and Sung-Mo (Steve) Kang2, 1Kookmin Univ, 2UC Merced

Adaptive Leakage Control on Body Biasing for Reducing Power Consumption in CMOS VLSI Circuit ........................................................................................................................................ 465
Xin He, Syed Al-Kadry and Afshin Abdollahi, University of California, Riverside

Standby Power Reduction and SRAM Cell Optimization for 65nm Technology ................................................................................................................................. 471
S Lakshminarayanan1, Junho Joung1, Geetha Narasimhan1, Ravi Kapre1, Miroslav Slanina1, James Tung1, Morgan Whately1, C.L. Hou2, W.J Liao2, S.C Lin2, P-G Ma2, C-W Fan2, M-C Hsieh2, F-C Liu2, K-L Yeh2, W-C. Tseng2 and S.W. Lu2, 1Cypress Semiconductor, 2United Microelectronics Corporation

Optimization Strategies to Improve Statistical Timing ................................................................................................................................................................. 476
Parimala Viswanath, Pranav Murthy, Debajit Das, Ramakrishnan Venkatraman, Ajoy Mandal, Arvind Veeravalli and Udayakumar H, Texas Instruments India Ltd.

Clock Gating Effectiveness Metrics: Applications to Power Optimization ......................................................................................................................... 482
Jithendra Srinivas, Madhusudan Rao, Jairam S, Udayakumar H, Jagdish Rao, SDTC TI India

Buffer/Flip-Flop Block Planning for Power-Integrity-Driven Floorplanning ................................................................................................................................. 488
Hsin-Hwa Pan1, Hung-Ming Chen2 and Chia-Yi Chang3, 1AnaGlobe Technology, Inc., 2National Chiao Tung University, 3Realtek Semiconductor Corp.

On Temperature Planarization Effect of Copper Dummy Fills in Deep Nanometer Technology..... 494
Basab Datta and Wayne Burleson, University of Massachusetts-Amherst
Fast Characterization of Parameterized Cell Library ................................................................. 500
Uday Doddannagari¹, Shiyan Hu² and Weiping Shi³
¹Spansion Inc, ²Michigan Technological University, ³Texas A&M University

Cell Shifting Aware of Wirelength and Congestion ........................................................................ 506
Liu Dawei, Qiang Zhou, Jinian Bian, Yici Cai and Xianlong Hong, Tsinghua University

Lagrangian Relaxation Based Register Placement for High-Performance Circuits ....................... 511
Mei-Fang Chiang¹, Takumi Okamoto² and Takeshi Yoshimura¹, ¹Waseda University, ²NEC Corp

Implementation of Power Managed Hyper Transport System for Transmission of HD Video ....... 517
Adithya V. Kodati, Koneswara S. Vemuri, Lili He and Morris Jones, San Jose State University

Power Aware Placement for FPGAs with Dual Supply Voltages .................................................. 522
Zohreh Karimi and Majid Sarrafzadeh, UCLA

VLSI Architectures of Perceptual Based Video Watermarking for Real-Time Pblication Protection .......................................................... 527
Saraju Mohanty, Elias Kougianos, Wei Cai, Manish Ratnani, University of North Texas

VeriC: A Semi-Hardware Description Language to Bridge the Gap Between ESL Design and RTL Models ...................................................................................... 535
Shu-Hsuan Chou, Che-Neng Wen, Yan-Ling Liu and Tien-Fu Chen, National Chung Cheng University

Power Estimation Methodology for a High-Level Synthesis Framework ........................................ 541
Sumit Ahuja¹, Deepak A MathaiKutty², Gaurav Singh¹, Joe Stetzer¹, Sandeep Shukla¹ and Ajit Dingankar²
¹Virginia Tech, ²Intel Corp.

Variability Aware Modeling of SoCs: From Device Variations to Manufactured System Yield ...... 547
Miguel Miranda, Bart Dierickx, Paul Zuber, Petr Dobrovolny, Florian Kutscherauer, Philippe Roussel and P. Poliakov, IMEC

Kriging Model Combined with Latin Hypercube Sampling for Surrogate Modeling of Analog Integrated Circuit Performance .......................................................... 554
Hailong You, Maofeng Yang, Dan Wang and Xinzhang Jia, Xidian University

Session 4A: Co Design Applications for IC Packaging

Retrospective on Electronics Technology and Prospective Methods for Co-Design of IC Packaging and Manufacturing Improvements .......................................................... 559
Joseph Fjelstad, Verdant Electronics

50GB/s Signaling on Organic Substrates Using PMTL Technology .................................................... 565
Farhang Yazdani¹, Jamal S. Izadian², ¹BroadPak Corp, ²RFconnext Inc.

Die/Wafer Stacking with Reciprocal Design Symmetry (RDS) for Mask Reuse in Three-dimensional (3D) Integration Technology ............................................................... 569
Syed M. Alam¹, Robert E. Jones², Scott Pozder² and Ankur Jain²
¹EverSpin Technologies, Inc., ²Freescale Semiconductor

Parallel Flow to Analyze the Impact of the Voltage Regulator Model in Nanoscale Power Distribution Network ............................................................................................. 576
Amirali Shayan¹, Xiang Hui, He Peng¹, Wenhuan Yu², Wanping Zhang¹ and Chung-Kuan Cheng¹
¹University of California San Diego, ²Tsinghua University, ¹Qualcomm Inc.
Session 4B: Novel Design Methodologies

An Analytic Model for Ge/Si Core/Shell Nanowire MOSFETs Considering Drift-Diffusion and Ballistic Transport .......................................................... 582
Lining Zhang1,2, Jin He1,2, Jian Zhang2, Feng Liu2, Yue Fu2, Yan Song2 and Xing Zhang1,2
1Shenzhen Graduate School of Peking University, 2Peking University

Zero Clock Skew Synchronization with Rotary Clocking Technology .............................................. 588
Vinayak Honkote and Baris Taskin, Drexel University

Place and Route Considerations for Voltage Interpolated Designs................................................... 594
Kevin Brownell, Ali Durlov Khan, David Brooks and Gu-Yeon Wei, Harvard University

Crosstalk Pessimism Reduction with Path Based Analysis............................................................... 601
Genichi Tanaka and Koichi Nakashiro, Renesas Technology Corp.

Session 4C: Memory Design Solutions

The Impact of BEOL Lithography Effects on the SRAM Cell Performance and Yield ...................... 607
Ying Zhou1, Rouwaida Kanj2, Kanak Agarwal2, Zhuo Li2, Rajiv Joshi2, Sani Nassif2 and Weiping Shi1
1Texas A&M University, 2IBM Corp.

Process Variation Impact on FPGA Configuration Memory ............................................................... 613
Yanzhong Xu, Lin-Shih Liu, Mark Chan and Jeff Watt, Altera Corporation

Efficient Statistical Analysis of Read Timing Failures in SRAM Circuits .......................................... 617
Soner Yaldiz, Umut Arslan, Xin Li, Larry Pileggi, Carnegie Mellon University

Increasing Memory Yield in Future Technologies through Innovative Design................................. 622
Costas Argyrides1, Ahmad Al-Yamani2, Carlos Lisboa3, Luigi Carro3 and Dhiraj Pradhan1
1University of Bristol, 2KFUPM, SA, 3UFRGS

Session 5A: Clock and Noise

An Efficient Current-Based Logic Cell Model for Crosstalk Delay Analysis ..................................... 627
Debasish Das1, William Scott2, Shahin Nazarian2 and Hai Zhou1, 1Northwestern Univ, 2Magma Design Automation

An Application-Specific Adjoint Sensitivity Analysis Framework for Clock Mesh Sensitivity Computation .................................................................................................................. 634
Xiaoji Ye and Peng Li, Texas A&M University

Early Clock Prototyping for Design Analysis and Quality Entitlement.............................................. 641
Vishweshwara Ramamurthy, Ramakrishnan Venkatraman and Vipul Kadodwala, Texas Instruments India

Automatic Register Banking for Low-Power Clock Trees ................................................................. 647
Wenting Hou, Dick Liu and Pei-Hsin Ho, Synopsys Inc.

A Study of Decoupling Capacitor Effectiveness in Power and Ground Grid Networks .................... 653
Aida Todri1, Malgorzata Marek-Sadowska1, Francois Maire2 and Christophe Matheron2
1UC Santa Barbara, 2STMicroelectronics
Session 5B: Poly Analysis & Delivery Systems

A 0.56-V 128kb 10T SRAM Cell Using Column Line Assist (CLA) Scheme ................................................. 659
Shunsuke Okumura¹, Yusuke Iguni¹, Shusuke Yoshimoto¹, Hidehiro Fujiwara¹, Hiroki Noguchi¹, Koji Nii², Hiroshi Kawaguchi¹ and Masahiko Yoshimoto¹, ¹Kobe University, ²Renesas Technology

Design and Implementation of a Sub-threshold BFSK Transmitter................................................... 664
Suganth Paul¹, Rajesh Garg¹, Sunil Khatri¹ and Sheila Vaidya³
¹Intel Corporation, ²Texas A&M University, ³Lawrence Livermore National Laboratory

A Universal Level Converter Towards the Realization of Energy Efficient Implantable Drug Delivery Nano-Electro-Mechanical-Systems............................................................................... 673
Saraju Mohanty¹, Dhruva Ghai¹, Elias Kougianos¹ and Bharat Joshi²
¹University of North Texas, ²University of North Carolina at Charlotte

Temperature Effects on Energy Optimization in Sub-Threshold Circuit Design .............................. 680
Basab Datta and Wayne Burleson, University of Massachusetts-Amherst

Charge Recovery Logic as a Side Channel Attack Countermeasure................................................. 686
Amir Moradi, Mehrdad Khatir, Mahmood Salmasizadeh, Mohammad-T. Manzuri Shalmani, Sharif Univ of Technology

Session 5C: Test Power and Noise

Impact of SoC Power Management Techniques on Verification and Testing .................................................. 692
Bhanu Kapoor¹, Shankar Hemmady², Shireesh Verma², Kaushik Roy³ and Manuel D'Abreu³
¹Mimasic, ²Synopsys, ³Conexant, ⁴Purdue University, ⁵Sandisk Corp

A Study on Impact of Loading Effect on Capacitive Crosstalk Noise................................................... 696
Alodeep Sanyal, Abhisek Pan and Sandip Kundu, University of Massachusetts at Amherst

Simultaneous Test Pattern Compaction, Ordering and X-Filling for Testing Power Reduction .... 702
Ju-Yueh Lee, Yu Hu, Rupak Majumdar and Lei He, UCLA

Markov Source Based Test Length Optimized SCAN-BIST Architecture ................................................ 708
Aftab Farooqi¹, Richard O. Gale¹, Sudhakar M. Reddy³, Brian Nutter¹ and Chris Monico¹
¹Texas Tech University, ²University of Iowa

Calculation of Stress Probability for NBTI-Aware Timing Analysis ............................................................... 714
Alexander Stempkovsky, Alexey Glebov and Sergey Gavrilev
Research Institute for Design Problems in Microelectronics (IPPM RAS)

Session 6A: Advances in Timing Analysis & Floor Planning

Derating for Static Timing Analysis: Theory and Practice .............................................................................. 719
Ali Dasdan¹, Santanu Kolay¹ and Mustafa Yazgan², ¹Yahoo! Inc., ²Extreme DA Inc.

An Information Theoretic Framework to Compute the MAX/MIN Operations in Parameterized Statistical Timing Analysis .................................................................................................................. 728
Nikolay Rubanov, Cadence Design Systems

A Generalized V-shaped Multi-level Method for Large Scale Floorplanning........................................ 734
Song Chen, Zheng Xu and Takeshi Yoshimura, Waseda University

Simultaneous Buffer and Interlayer Via Planning for 3D Floorplanning .............................................. 740
Xu He, Sheqin Dong, Yuchun Ma and Xianlong Hong, Tsinghua University

IR-Drop Management CAD Techniques in FPGAs for Power Grid Reliability ............................... 746
Akhilesh Kumar and Mohab Anis, University of Waterloo
Session 6B: Low Voltage Design

Functionally Valid Gate-level Peak Power Estimation for Processors ................................................................. 753
Sriram Sambamurthy, Sankar Gurumurthy, Ramtilak Vemu and Jacob A. Abraham, University of Texas at Austin

On-Chip DC-DC Converters for Three-Dimensional ICs .......................................................................................... 759
Jonathan Rosenfeld and Eby Friedman, University of Rochester

Active Decap Design Considerations for Optimal Supply Noise Reduction ............................................................ 765
Xiongfei Meng and Rees Saleh, University of British Columbia

Efficient Power Network Analysis with Complete Inductive Modeling ................................................................. 770
Shan Zeng1, Wenjian Yu1, Wanping Zhang2, Jian Wang1, Xianlong Hong1 and Chung-Kuan Cheng2
1Tsinghua University, 2UC San Diego

Parallel Partitioning Based On-Chip Power Distribution Network Analysis
Using Locality Acceleration .......................................................................................................................... 776
Zhiyu Zeng, Peng Li and Zhuo Feng, Texas A&M University

Session 6C: Low Voltage & Variation Tolerant Design

SRAM Supply Voltage Scaling: A Reliability Perspective ....................................................................................... 782
Animesh Kumar, Jan Rabaey and Kannan Ramchandran, University of California, Berkeley

Low Power Adaptive Pipeline Based on Instruction Isolation ................................................................................. 788
Seung Eun Lee1, Chris Wilkerson2, Ming Zhang2, Rajendra Yavatkar2, Shih-Lien L. Lu2 and Nader Bagherzadeh1
1University of California Irvine, 2Intel Corporation

Post-Silicon Clock-Invert (PSCI) for Reducing Process-Variation Induced Skew in Buffered Clock Networks ......................................................................................................................... 794
Charbel J. Akl1, Rafic A. Ayoubi2 and Magdy A. Bayoumi1, 1Univ of Louisiana at Lafayette, 2Univ of Balamand

Variation-Tolerant Hierarchical Voltage Monitoring Circuit for Soft Error Detection .............................................. 799
Ashay Narsale and Michael Huang, University of Rochester

SEU Hardened Clock Regeneration Circuits ........................................................................................................ 806
Rajballav Dash, Rajesh Garg, Sunil Khatri and Gwan Choi, Texas A&M University

Session 6D: System Power & Reliability

PVT Variation Impact on Voltage Island Formation in MPSoC Design ................................................................. 814
Sohaib Majzoub, Resve Saleh and Rabab Ward, University of British Columbia

Uncriticality-directed Scheduling for Tackling Variation and Power Challenges .................................................. 820
Toshinori Sato1 and Shingo Watanabe2, 1Fukuoka University, 2Kyushu Institute of Technology

Design of Energy-Efficient Channel Buffers with Router Bypassing for Network-on-Chips (NoCs) ................................................................. 826
Avinash Kod1, Ahmed Louri1 and Janet Wang2, 1Ohio University, 2University of Arizona

NBTI Aware Workload Balancing in Multi-core Systems ......................................................................................... 833
Jin Sun1, Avinash Kod1, Ahmed Louri1 and Janet Wang1, 1Univ. of Arizona, 2Ohio University

Joint Write Policy and Fault-Tolerance Mechanism Selection for Caches in DSM Technologies: Energy-Reliability Trade-off ................................................................. 839
Mehrtash Manoochehri, Alireza Ejlali and Seyed Ghassem Miremadi, Sharif University of Technology