2009 20th IEEE/IFIP
International Symposium on
Rapid System Prototyping

(RSP)

Paris, France
23 – 26 June 2009
Session 1: Formal Methods, Synthesis & Quality Assurance

An Experimental Model-Based Rapid Prototyping Environment for High-Confidence
Embedded Software ..................................................................................................................................................3
   Joseph Porter, Peter Volgyesi, Nicholas Kottenstette, Harmon Nine, Gabor Karsai, and Janos Sztipanovits
WoLFram- A Word Level Framework for Formal Verification ........................................................................11
   André Süßflow, Ulrich Kühne, Görschwin Fey, Daniel Große, and Rolf Drechsler
Rapid-Prototyping of Adaptive Component-Based Systems Using Runtime Aspectual Interactions .................18
   Nasreddine Aoumeur, Barkaoui Kamel, and Gunter Saake
Adapting Models to Model Checkers, A Case Study : Analysing AADL Using Time or Colored Petri Nets ..........26
   Xavier Renault, Fabrice Kordon, and Jérôme Hugues
A Formal Method for Rapid SoC Prototyping ....................................................................................................34
   Christos Pavlatos, Alexandros C. Dimopoulos, and George Papakonstantinou

Session 2: Communication Aspects

A Flexible High Throughput FPGA Based Prototype Platform for RW Channel Development ..........................41
   Bhasker Jakka, Dillip Dash, Caner Yalcin, Ly Dang, Omar Mire, and Aldo Cometti
Synthesis of Communication Mechanisms for Multi-tile Systems Based on Heterogeneous Multi-processor System-On-Chips ........................................................................................................48
   Alexandre Chagoya-Garzon, Xavier Guérin, Frédéric Rousseau, Frédéric Pétrot, Davide Rossetti, Alessandro Lonardo, Piero Vicini, and Pier Stanislao Paolucci
Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms .................................................................55
  Amit Kumar Singh, Wu Jigang, Alok Prakash, and Thambipillai Srikanthan
Communication-Aware Hierarchical Online-Placement in Heterogeneous Reconfigurable Systems ..................................................................................61
  Sven Schneider, André Meisel, and Wolfram Hardt
Testing of an FPGA Based C2X-Communication Prototype with a Model Based Traffic Generation ........................................................................68
  Oliver Sander, Benjamin Glas, Christoph Roth, Jürgen Becker, and K.D. Müller-Glaser

Session 3: Prototyping Methodology

Operating System Support for Difference-Based Partial Hardware Reconfiguration ...............................................................75
  Tiago de Albuquerque Reis and Antônio Augusto Fröhlich
A Methodology for Rapid Optimization of HandelC Specifications ...................................................................................81
  Joey C. Libby and Kenneth B. Kent
High-Level System Modeling for Rapid HW/SW Architecture Exploration ........................................................................88
  Chafic Jaber, Andreas Kanstein, Ludovic Apvrille, Amer Baghdadi, Patricia Le Moëmmer, and Renaud Pacalet
Rapid Prototyping Projection Algorithms with FPGA Technology .................................................................................95
  John Cole, Larry Garey, and Kenneth B. Kent
Automatic Code Generation from Real-Time Systems Specifications ........................................................................102
  Laura Carnevali, Dario D'Amico, Lorenzo Ridi, and Enrico Vicario

Session 4: Hardware Modeling

Generating an Efficient Instruction Set Simulator from a Complete Property Suite .................................................................109
  Ulrich Kühne, Sven Beyer, and Christian Pichler
A Generic Instruction Set Simulator API for Timed and Untimed Simulation and Debug of MP2-SoCs ..........................................................116
  Nicolas Pouillon, Alexandre Becoulet, Aline Vieira de Mello, Francois Pecheux, and Alain Greiner
Configuration Measurement for FPGA-based Trusted Platforms ...................................................................................123
  Benjamin Glas, Alexander Klimm, K.D. Müller-Glaser, and Jürgen Becker
Rapid Prototyping of ASIP-based Flexible MMSE-IC Linear Equalizer ........................................................................130
  Atif Raza Jafri, Amer Baghdadi, and Michel Jézéquel

Session 5: Performance Optimization

High-Performance Buffer Mapping to Exploit DRAM Concurrency in Multiprocessor DSP Systems ..........................................................137
  Dongwon Lee, Shuvra S. Bhattacharyya, and Wayne Wolf
Area-Time Estimation of Controller for Porting C-Based Functions onto FPGA ..........................................................145
  Lieu My Chuong, Siew-Kei Lam, and Thambipillai Srikanthan
Instruction Cache Tuning for Embedded Multitasking Applications ........................................................................152
  Santanu Kumar Dash and Thambipillai Srikanthan
Efficient Data Access Management for FPGA-Based Image Processing SoCs ..............................................159
  Zahir Larabi, Yves Mathieu, and Stéphane Mancini

Design and Implementation of an UWB Digital Transmitter Based on the Multiband OFDM Physical Layer Proposal .................................................................................................................................166
  Platis Michalis, Papaefstathiou Ioannis, and Meintanis Dimitrios

Session 6: Automotive & Industrial Applications

Physical Layer Extraction of FlexRay Configuration Parameters ........................................................................173
  Matthias Heinz, Verena Höss, and K.D. Müller-Glaser

An Interactive Approach to Timing Accurate PCI-X Simulation ........................................................................181
  Kevin Andryc, Russell Tessier, and Patrick Kelly

An Approach to Supply Simulations of the Functional Environment of ECUs for Hardware-in-the-Loop Test Systems Based on EE-architectures Conform to AUTOSAR ............................................................................................................188
  Martin Hillenbrand and K.D. Müller-Glaser

FPGA-based Radar Signal Processing for Automotive Driver Assistance System .............................................196
  Jean Saad, Amer Baghdadi, and Frantz Bodereau

Author Index