2009 17th IEEE Symposium on
High-Performance Interconnects

(HOTI 2009)

New York, New York, USA
25 – 27 August 2009
Table of Contents
2009 17th IEEE Symposium on High Performance Interconnects HOTI 2009

Message from General Chair
Message from Program Co-chairs
Organizing Committee
Program Committee

Keynotes
The Other Face of On-Chip Interconnect ................................................................. xii
  Anant Agarwal, CSAIL, MIT
The Need for Speed in Trading Environments ..................................................... xiii
  Spencer Greene, CTO, TIBCO Software
High-Speed Networking and the Race to Zero ...................................................... xiv
  Andrew F. Bach, Senior Vice President, Technology, NYSE Euronext

Tutorials
Infiniband and 10-Gigabit Ethernet for Dummies ................................................... xv
  D. K. Panda and M. Koop (The Ohio State University); P. Balaji (Argonne National Laboratory)
Designing High-End Computing Systems with Infiniband and 10-Gigabit Ethernet ....................................................... xvi
  D. K. Panda and M. Koop (The Ohio State University); P. Balaji (Argonne National Laboratory)

Panels
Remote Direct Memory Access over the Converged Enhanced Ethernet Fabric: Evaluating the Options ........................................... xviii

Technical Session 1: On-Chip Interconnects
Designing Energy-Efficient Low-Diameter On-Chip Networks with Equalized Interconnects ............................. 3
  Ajay Joshi, Byungsub Kim, and Vladimir Stojanovic
Winning with Pinning in NoC ............................................................................... 13
  Ahmed Abousamra, Rami Melhem, and Alex Jones
Simple Fairness Protocols for Daisy Chain Interconnects ................................... 22
  Wladek Olesinski, Hans Eberle, Nils Gura, Bob Dickson, Aron Silverton, Sumti Jairath, and Peter Yakutis
Technical Session 2: 10 Gigabit Ethernet Interconnects

Adaptive Routing in Data Center Bridges ................................................................. 33
   Cyriel Minkenberg, Mitchell Gusat, and German Rodriguez

Fulcrum's FocalPoint FM4000: A Scalable, Low-Latency 10GigE Switch for High-Performance Data Centers ................................................................. 42
   Uri Cummings, Dan Daly, Rebecca Collins, Virat Agarwal, Fabrizio Petrini, Michael Perrone, and Davide Pasetto

Performance Measurement of an Integrated NIC Architecture with 10GbE .................................................. 52
   Guangdeng Liao and Laxmi Bhuyan

Technical Session 3: Low Latency and Scalable Systems

MPI Collective Communications on The Blue Gene/P Supercomputer: Algorithms and Optimizations ..... 63
   Ahmad Faraj, Sameer Kumar, Brian Smith, Amith Mamidala, and John Gunnels

MiAMI: Multi-core Aware Processor Affinity for TCP/IP over Multiple Network Interfaces ..................... 73
   Hye-Churn Jang and Hyun-Wook Jin

FPGA Accelerated Low-Latency Market Data Feed Processing .............................................................. 83
   Gareth W. Morris, David B. Thomas, and Wayne Luk

Technical Session 4: High-Performance Communication in Data Center

Data Center Switch Architecture in the Age of Merchant Silicon ............................................................. 93
   Nathan Farrington, Erik Rubow, and Amin Vahdat

Optimized Routing for Large-Scale InfiniBand Networks ........................................................................ 103
   Torsten Hoefler, Timo Schneider, and Andrew Lumsdaine

Designing Next Generation Clusters: Evaluation of InfiniBand DDR/QDR on Intel Computing Platforms .............................................................................. 112
   Hari Subramoni, Matthew Koop, and Dhabaleswar K. Panda

Panel 1

Remote Direct Memory Access over the Converged Enhanced Ethernet Fabric: Evaluating the Options ...... 123
   David Cohen, Thomas Talpey, Arkady Kanevsky, Uri Cummings, Michael Krause, Renato Recio,
   Diego Crupnicoff, Lloyd Dickman, and Paul Grun

Special Session: Industrial Leader Forum

Cost-Effective Optics: Enabling the Exascale Roadmap ........................................................................... 133
   Alan F. Benner

Optics for Enabling Future HPC Systems .................................................................................................. 138
   Gilad Shainer, Eyal Gutkind, Bill Lee, Michael Kagan, and Yevgeny Kiltyenyik

The Impact of Optics on HPC System Interconnects .............................................................................. 143
   Mike Parker and Steve Scott

Interconnect Challenges in a Many Core Compute Environment .............................................................. 148
   Jerry R. Bautista
Optical Networking for Data Center Interconnects Across Wide Area Networks ........................................ 149

Joseph E. Berthold

Technical Session 5: Optical Interconnects

160Gb/s Serial Line Rates in a Monolithic Optoelectronic Multistage Interconnection Network ............ 157


Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects .................. 163

Iñigo Artundo, Wim Heirman, Mikel Loperena, Christof Debaes, Jan Van Campenhout,
and Hugo Thienpont

Author Index