2009 International Symposium on Systems, Architectures, Modeling, and Simulation

(SAMOS 2009)

Samos, Greece
20 - 23 July 2009
# Table of Contents

## Keynotes

Mobile Visual Computing  
*Kari Pulli*

“Slower than you think” – The Evolution of Processor and SoC Architectures  
*Grant Martin*

## Session IC1.1 RECONFIGURABLE SYSTEMS

A Mixed Hardware-Software Approach to Flexible Artificial Neural Network Training on FPGA  
*Ramón J. Aliaga, Rafael Gadea, Ricardo J. Colom, Joaquín Cerdá, Néstor Ferrando, and Vicente Herrero*

High-speed FPGA-based Implementations of a Genetic Algorithm  
*Michalis Vavouras, Kyprianos Papadimitriou, and Ioannis Papafstathiou*

OpenMP extensions for FPGA Accelerators  
*Daniel Cabrera, Xavier Martorell, Georgi Gaydadjiev, Eduard Ayguade1, and Daniel Jiménez-González*

High-Level Synthesis for the Design of FPGA-based Signal Processing Systems  
*Emmanuel Casseau and Bertrand Le Gal*

## Session IC1.2 Instruction Scheduling and Microarchitecture Optimizations

Instruction Scheduling for VLIW Processors Under Variation Scenario  
*Nayan V. Mujadiya*

A Physical-Level Study of the Compacted Matrix Instruction Scheduler for Dynamically-Scheduled Superscalar Processors  
*Elham Safi, Andreas Moshovos, and Andreas Veneris*

Instruction-based Reuse-Distance Prediction for Effective Cache Management  
*Pavlos Petoumenos, Georgios Keramidas, and Stefanos Kaziras*

## Session IC2.1 Simulation and Emulation Techniques

Adaptive Simulation Sampling Using An Autoregressive Framework  
*Sharookh Daruwalla, Resit Sendag, and Joshua Yi*

An Emulation-Based Real-Time Power Profiling Unit for Embedded Software  
*Andreas Genser, Christian Bachmann, Josef Haid, Christian Steger, and Reinhold Weiss*

A Timed HW/SW Coemulation Technique for Fast Yet Accurate System Verification  
*Hoeseok Yang, Youngmin Yi, and Soonhoi Ha*

RETHROTTLE: Execution Throttling in the REDEFINE SoC Architecture  
*A. N. Satrawala and and S. K. Nandy*
Session IC2.2 Multiprocessor Modeling and Evaluation

Generation and Calibration of Compositional Performance Analysis Models for Multi-Processor Systems .................................................. 92

Wolfgang Haid, Matthias Keller, Kai Huang, Iuliana Bacivarov, and Lothar Thiele

Performance Evaluation of Concurrently Executing Parallel Applications on Multi-Processor Systems 100

Ahsan Shabbir, Akash Kumar, Bart Mesman, and Henk Corporaal

Manycore Performance Analysis using Timed Configuration Graphs ................................. 108

Jerker Bengtsson and Bertil Svensson

Multi-processor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques 118

Giovanni Mariani, Gianluca Palermo, Cristina Silvano, and Vittorio Zaccaria

Session IC3.1 Multiprocessor Communication and Synchronization

Hardware-Based Synchronization Framework for Heterogeneous RISC/Coprocessor Architectures .................................. 125

Holger Flatt, Ingo Schmädeke, Michael Kärgel, Holger Blume, and Peter Pirsch

Synchronization on Heterogeneous Multiprocessor Systems ........................................... 133

Mayan Moudgill, Vitaly Kalashnikov, Murugappan Senthilvelan

Inter-Task Communication via Overlapping Read and Write Windows for Deadlock-Free Execution of Cyclic Task Graphs ......................... 140

Tjerk Bijlsma, Marco J.G. Bekooij, and Gerard J.M. Smit

FPGA Implementation of a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability ................................ 149

George Kalokerinos, Vassilis Papaefstathiou, George Nikforos, Stamatis Kavadias, Manolis Katevenis, Dionisios Pnevmatikatos, and Xiaojun Yang

Session IC3.2 DSP Architectures and Implementations

High-Throughput Flexible Constraint Length Viterbi Decoders on De Bruijn, Shuffle-Exchange and Butterfly Connected Architectures ....................... 157

Ganesh Garga, David Guevorkian, S.K. Nandy, and H.S. Jamadagni

Novel Energy-Efficient Scalable Soft-Output SSFE MIMO Detector Architectures ................ 165

Robert Fasthuber, Min Li, David Novo, Praveen Raghavan, Liesbet Van Der Perre, Francky Catthoor

Customizing Wide-SIMD Architectures for H.264 .......................................................... 172

Sangwon Seo, Mark Woh, Scott Mahlke, Trevor Mudge, Vijay Sundaram, and Chaitali Chakrabarti

Parallel Implementation of Convolution Encoder for Software Defined Radio on DSP Architecture .................................. 180

Jui-Chieh Lin, Chu Yu, Mao-Hsu Yen, Pao-Ann Hsiung, Sao-Jie Chen, and Yu Hen Hu

Author Index