2009 IEEE 17th Symposium on Field-Programmable Custom Computing Machines

(FCCM 2009)

Napa, California, USA
5-7 April 2009
2009 17th IEEE Symposium on Field Programmable Custom Computing Machines

FCCM 2009

Table of Contents

Conference Information

Session 1: Space and Scientific Applications

On-Orbit Flight Results from the Reconfigurable Cibola Flight Experiment Satellite (CFESat) .................................................................................................................................................................................................3
  Michael Caffrey, Keith Morgan, Diane Roussel-Dupre, Scott Robinson,
  Anthony Nelson, Anthony Salazar, Michael Wirthlin, William Howes, and Daniel Richins

Accelerating Cosmological Data Analysis with FPGAs ..........................................................................................................................11
  Volodymyr V. Kindratenko and Robert J. Brunner

FPGA Design Analysis of the Clustering Algorithm for the CERN Large Hadron Collider .........................................................................................................................................................................................19
  Anthony Gregerson, Amin Farmahini-Farahani, Ben Buchli, Steve Naumov,
  Michail Bachtis, Katherine Compton, Michael Schulte, Wesley H. Smith,
  and Sridhara Dasu

Session 2: High Speed Application Acceleration

Accelerating Quadrature Methods for Option Valuation .................................................................29
  Anson H.T. Tse, David B. Thomas, and Wayne Luk

Accelerating SPICE Model-Evaluation using FPGAs ........................................................................37
  Nachiket Kapre and André DeHon

FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks .................................................................45
  David Thomas and Wayne Luk
Session 3: Reconfiguration

Generic Software Framework for Adaptive Applications on FPGAs ...............................................................55
  Suhaib A. Fahmy, Jörg Lotze, Juanjo Noguera, Linda Doyle, and Robert Esser
Block, Drop or Roll(ack): Alternative Preemption Methods for RH Multi-Tasking .................................................................63
  Kyle Rupnow, Wenyin Fu, and Katherine Compton
Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems .................................................................71
  Amir Hossein Gholamipour, Hamid Eslami, Ahmed Eltawil, and Fadi Kurdahi

Session 4: Search Applications

CAAD BLASTP: NCBI BLASTP Accelerated with FPGA-Based Accelerated Pre-Filtering .................................................................81
  Jin H. Park, Yunfei Qiu, and Martin C. Herbordt
RC-BLASTn: Implementation and Evaluation of the BLASTn Scan Function .........................................................88
  Siddhartha Datta, Parag Beeraka, and Ron Sass
Multi-Core Architecture on FPGA for Large Dictionary String Matching .................................................................96
  Qingbo Wang and Viktor K. Prasanna
Memory-Efficient Pipelined Architecture for Large-Scale String Matching .................................................................104
  Yi-Hua Edward Yang and Viktor K. Prasanna

Session 5: Reconfigurable Architectures

A Massively Parallel FPGA-Based Coprocessor for Support Vector Machines .................................................................115
  Srihari Cadambi, Igor Durdanovic, Venkata Jakkula, Murugan Sankaradass, Eric Cosatto, Srimat Chakradhar, and Hans Peter Graf
Application Specific Customization and Scalability of Soft Multiprocessors .................................................................123
  Deepak Unnikrishnan, Jia Zhao, and Russell Tessier
Benchmarking Reconfigurable Architectures in the Mobile Domain .................................................................131
  Peter Jamieson, Tobias Becker, Wayne Luk, Peter Y.K. Cheung, Tero Rissa, and Teemu Pitkänen

Session 6: Image Processing

Optical Flow on the Ambric Massively Parallel Processor Array (MPPA) .................................................................141
  Brad Hutchings, Brent Nelson, Stephen West, and Reed Curtis
Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators .................................................................149
  Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, and Dan Linzmeier
FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer Therapy .................................................................157
  Jason Luu, Keith Redmond, William Lo, Paul Chow, Lothar Lilge, and Jonathan Rose
Session 7: Networking and Numerical Applications

Scalable High Throughput and Power Efficient IP-Lookup on FPGA ......................................................... 167

Hoang Le and Viktor K. Prasanna

Architectural Comparison of Instruments for Transaction Level Monitoring
of FPGA-Based Packet Processing Systems ............................................................................................................ 175

Paul Edward McKechnie, Michaela Blott, and Wim A. Vanderbauwhede

A Fine-grained Pipelined Implementation of the LINPACK Benchmark
on FPGAs .................................................................................................................................................................. 183

Guiming Wu, Yong Dou, Yuanwu Lei, Jie Zhou, Miao Wang, and Jingfei Jiang

Session 8: Discrete Applications

Compact and Flexible Microcoded Elliptic Curve Processor
for Reconfigurable Devices ........................................................................................................................................ 193

Samuel Antão, Ricardo Chaves, and Leonel Sousa

Non-Preconditioned Conjugate Gradient on Cell and FPGA Based Hybrid Supercomputer Nodes ....... 200

David DuBois, Andrew DuBois, Thomas Boorman, and Carolyn Connor

More Flops or More Precision? Accuracy Parameterizable Linear Equation Solvers for Model Predictive Control ................................................................................................................... 209

Antonio Roldao-Lopes, Amir Shahzad, George A. Constantinides, and Eric C. Kerrigan

Short Papers

In-situ FPGA Debug Driven by On-Board Microcontroller .................................................................................. 219

Zachary K. Baker and Joshua S. Monson

Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient ......................................................... 223

Jason D. Bakos and Krishna K. Nagar

Accelerating the Gauss-Seidel Power Flow Solver on a High Performance Reconfigurable Computer ......... 227

Jong-Ho Byun, Arun Ravindran, Arindam Mukherjee, Bharat Joshi, and David Chassin

Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization ................................................. 231

Jason Cong, Karthik Gururaj, Bin Liu, Chunyue Liu, Zhiru Zhang, Sheng Zhou, and Yi Zou

A Packet Generator on the NetFPGA Platform ........................................................................................................ 235

G. Adam Covington, Glenn Gibb, John W. Lockwood, and Nick Mckeown

Shared Memory Cache Organizations for Reconfigurable Computing Systems ................................................. 239

Philip Garcia and Katherine Compton

Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks ............................................................................................................................. 243

Rafael Garcia, Ann Gordon-Ross, and Alan D. George
Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants ................................. 247
  Miaoqing Huang, Vikram K. Narayana, and Tarek El-Ghazawi
Minimizing Internal Fragmentation by Fine-Grained Two-Dimensional Module Placement for Runtime Reconfigurable Systems .................. 251
  Dirk Koch, Christian Beckhoff, and Jürgen Teich
  Holger Lange, Florian Stock, Andreas Koch, and Dietmar Hildenbrand
FPGA Floating Point Datapath Compiler ........................................ 259
  Martin Langhammer and Tom VanCourt
A Parameterized Stereo Vision Core for FPGAs ................................. 263
  Stephen Longfield Jr. and Mark L. Chang
FPGA Implementation of a Single-Precision Floating-Point Multiply-Accumulator with Single-Cycle Accumulation ............................. 267
  Arun Paidimarri, Alessandro Cevrero, Philip Brisk, and Paolo Ienne
AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks ................................................................. 271
  Andrew G. Schmidt, William V. Kritikos, Rahul R. Sharma, and Ron Sass
IMORC: Application Mapping, Monitoring and Optimization for High-Performance Reconfigurable Computing ........................................ 275
  Tobias Schumacher, Christian Plessl, and Marco Platzner
Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators ...................................... 279
  Joon Edward Sim, Weng-Fai Wong, and Jürgen Teich
Employment of Reduced Precision Redundancy for Fault Tolerant FPGA Applications .............................................................. 283
  Margaret A. Sullivan, Herschel H. Loomis, and Alan A. Ross
High-End Reconfigurable Systems for Fast Windows’ Password Cracking .......................................................... 287
  Kostas Theoharoulis, Charalampos Manifavas, and Ioannis Papaefstathiou
Application Experiments: MPPA and FPGA .................................... 291
  Philip Top and Maya Gokkhale
FPGA Implementation of the Interior-Point Algorithm with Applications to Collision Detection ...................................................... 295
  Chih-Hung Wu, Seda Ogreneci Memik, and Sanjay Mehrotra
Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case Study .................................................. 299
  Jason Wu, John Williams, Neil Bergmann, and Peter Sutton
An FPGA Implementation for Solving Least Square Problem .................. 303
  Depeng Yang, Gregory D. Peterson, Husheng Li, and Junqing Sun

Author Index