Table of Contents

Preface

PART 1

Chapter 1
Design and Device Engineering

Electrical Defect Issues of Hetero-Epitaxy for Advanced Nanometric CMOS Technologies *
  C. Claeys, M. B. Gonzalez, G. Eneman, A. Hikavyy, R. Loo and E. Simoen (IMEC)  
3

CMOS Compatible RF MEMS Switches with Serpentine Springs
  X. L. Evans, H. Gamble, P. Baine, S. Mitchell, J. Montgomery, M. Bain, P. Rainey and D. Bien (Queen's University, Belfast)  
9

Carbon co-implantation Used to Improve NMOS Threshold Voltage Roll-off Characteristics Study in 65nm Node CMOS Technology
15

Investigation into the Output Characteristics and Improvement of Operation Margin of IMOS (Impact Ionization MOS) Devices
  H. Liu, R. Huang and Z. Wang (Institute of Microelectronics, Peking University)  
21

Minimizing Device Variation Caused by RTA Temperature Variation Across the Shot Field
27

Electrical Characterization of Mos Memory Devices with Self-Assembled Tungsten Nano-Dots Dispersed in Silicon Nitride
  Y. Pei, C. Yin, M. Nishijima, T. Kojima (Tohoku University), H. Noriha (Musashi Institute of Technology), T. Fukushima, T. Tanaka and M. Koyanagi (Tohoku University)  
33
Electrical Characterization of W/HfO2 MOSFETs with La2O3 Incorporation
H. Fujisawa (Tokyo Institute of Technology), A. Srivastava (Birla Institute of Technology and Science-PILANI), K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii, T. Hattori (Tokyo Institute of Technology), C. K. Sarkar (Jadavpur University) and H. Iwai (Tokyo Institute of Technology)

The Impact of Shallow Trench Isolation on the Channel Hot Electron Programming Behaviors of SONOS Cells
Z. Li, F. Yang, J. Wang, P. Lin, J. Chang, Y. Wang, C. Yi and F. Yan (Semiconductor Manufacturing International Corporation)

Bistable Resistance Switching of Cu/Ti:ZrO2/Pt for Nonvolatile Memory Application
Q. Liu, S. Long, Q. Wang, M. Liu, S. Zhang (Institute of Microelectronics, Chinese Academy of Sciences) and J. Chen (College of Electronics and Technology, Anhui University)

Transport in Silicon Nanowire Transistors *
T. Hiramoto, J. Chen, Y. Jeong and T. Saraya (University of Tokyo)

pMOSFET Off-state Leakage and Junction Leakage Current in Ge-based Devices
E. Simoen (IMEC), F. De Stefano (Universita degli Studi della Calabria, Italy), G. Eneman, B. De Jaeger, C. Claeyys (IMEC) and F. Crupi (Universita degli Studi della Calabria, Italy)

A Study of Stress Technology for 65nm Generic CMOS Technology
X. Liu (Chartered Semiconductor MFG), W. Dai (UMC Singapore), X. Yu, L. Lim, B. Xue and B. He (CSM)

Evaluation of Lateral Ni Diffusion in Si Nanowire Schottky Contact

Characteristic Variations Induced by Random Fluctuation of Source/Drain Lateral Distribution Dopant in Nano-Scale UTB SOI MOSFET
L. Du, H. Deng, G. Du, R. Han (Institute of Microelectronics, Peking University) and S. Zhang (Peking University)
A Novel Accumulation Mode GAAC FinFET Transistor: Device Analysis, 3D TCAD Simulation and Fabrication
D. Xiao (Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences), M. Chi (Semiconductor Manufacturing International Corporation), D. Yuan (SYNOPSYS INC), X. Wang, Y. Yu (Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences), H. Wu and J. Xie (Semiconductor Manufacturing International Corporation)

Bit Cost Scalable (BiCS) Flash Technology for Future Ultra High Density Storage Devices *
A. Nitayama and H. Aochi (Toshiba Corp.)

Silicon Nanocrystals Synthesized by Electron-beam Co-evaporation Method and Their Application for Nonvolatile Memory

Investigations on the Impact of the Parasitic Bottom Transistor in Gate-All-Around Silicon Nanowire SONOS Memory Cells Fabricated on Bulk Si Substrate

Halo Implantation Optimization for 65nm Low Power PMOS Device Inverse Narrow Width Effect Improvement
H. Ye, J. Ju, X. Shi, B. Liu, J. Ning and I. C. Chen (Semiconductor Manufacturing International Corporation)

A Novel Super-Halo Doping Concept for Nanoscale CMOS Technology
C. Liao (Shanghai Research Institute of Microelectronics) and S. Zhang (Peking University)

Shallow Trench Isolation Stress Effect on NMOS Transistor Leakage, SRAM Standby Current and VCCMIN

A High Performance 80V Smart LDMOS Power Device Based on Thin SOI Technology
G. N. Sheu, Y. Hsu and S. Yang (Asia University)

Simulation Details for the Electrical Field Distribution and Breakdown Voltage of 0.15μ Thin Film SOI Power Device
H. N. You, Y. Liu, S. Tsaur and G. N. Sheu (Asia University)
Investigation of Power MOSFET with Strained SiGe Channel
S. Sun (University of Central Florida), W. Zhou, L. Yan, J. Xu (Tsinghua National Laboratory for Information Science and Technology), J. Yuan and Z. Shen (University of Central Florida)

Simulation of Retention Characteristics for Metal Nanocrystal Nonvolatile Memory with a Modified Direct Tunneling Model
Y. Li, M. Liu, S. Long, Q. Wang, Q. Liu, S. Zhang, Y. Wang, Q. Zuo (Institute of Microelectronics, Chinese Academy of Sciences) and S. Liu (School of Physical Science and Technology, Lanzhou University)

Chapter 2
Metrology, Reliability and Testing

Metrology Requirements for the 32 nm Technology Node and Beyond *
J. Allgair (AMD Assignee to ISMI), B. Bunday, A. Cordes, P. Lipscomb, M. Godwin, V. Vartanian, M. Bishop, D. Arazzi and K. Kim (ISMI)

Advanced Metrology for Nanoelectronics at the National Institute of Standards and Technology **
J. V. Martinez de Pinillos (NIST), Y. Obeng and S. Knight (Office of Microelectronics Programs)

Advanced 3D-AFM Metrology for Sidewall Spacers
T. Bao, V. Ukraintsev and D. Dawson (Veeco Instruments)

High Yield Patterning with Simplified DFM Rules in Sub-100nm Process Technologies **
L. Chang, C. Choi and M. Chi (Semiconductor Manufacturing International Corporation)

Evolution of Wafer Inspection and Review Methodology
E. Chang and A. Park (KLA-Tencor Corporation)

A Systematic Methodology For Low Yield Excursion Analysis
X. Xu, C. Lin, T. Tey and M. Hsu (United Microelectronics Corporation)

Use FPGA Configuration Memory For Backend Defect Capture
G. Qian and J. Shi (Xilinx Asia Pacific)

Functionality, Yield and Reliability Analysis of SiGe Micro-mirrors using Automated Optical Measurement Techniques *
I. De Wolf, J. De Coster, O. Varela Pedreira, L. Haspeslagh and A. Witvrouw (IMEC)
Reliability of Copper Interconnects: Stress-Induced Voids
J. Gambino, T. C. Lee, F. Chen and T. D. Sullivan (IBM)

205

Si-O Bond-breakage Energetics Under Consideration of the Whole Crystal
S. E. Tyaginov, V. Sverdlov, W. Göts, P. Schwaha, R. Heinzl, F. Stimpfl and T. Grasser (Institute for Microelectronics, TU Wien)

213

Drain Bias Effect on the Interface Traps of pMOSFETs under Negative Bias Temperature Stress
J. Pan, J. Yang, Y. Qiao, X. Liu, R. Han, J. Kang (Institute of Microelectronics, Peking University), C. C. Liao, H. Wu and Y. Wu (Semiconductor Manufacturing International Corporation)

219

Challenges of Contacting Lead-Free Packages
G. Gschwendtberger (Multitest Elektronische Systeme GmbH)

225

Power-aware Test Generation for Reducing Yield Loss Risk in At-Speed Scan Testing
Y. Yamato, X. Wen, K. Miyase, H. Furukawa and S. Kajihara (Kyushu Institute of Technology)

231

Yield Learning Through Scan Diagnosis
Y. Huang and W. Cheng (Mentor Graphics Co.)

237

A Low Power Architecture based on Unidirectional Cut
Z. Chen and D. Xiang (Tsinghua University)

243

A Self-Repairable Microprocessor
Y. Xie, X. Fu, Z. He (Institute of Computing Technology, Chinese Academy of Sciences), Y. Zhao (Department of Computer Science and Engineering, University of California, Riverside), Y. Hu and X. Li (Institute of Computing Technology, Chinese Academy of Sciences)

249

Improved Cost of Test by Optimized Tester Utilization
G. Jeverer (Multitest Elektronische Systeme GmbH)

255

Chapter 3
New Materials and Process Integration

Semiconductor Cleaning Technology -Past and Future
J. Ruzyllo (Penn State University)

263
Electromigration Improvement for Advanced Technology Nodes *

Use of MIR-FTIR and k-value Measurements to Assess Potential Solutions to Reduce Damage During Porous Low-k Integration
J. Beynet, D. De Roest (ASM Belgium N.V.), N. Rochat (CEA. LETI, MINATEC), K. Kelliens, P. Verdonck (IMEC) and H. Sprey (ASM Belgium N.V.) 275

Performance Improvement of CuOx RRAM for Non-volatile Applications *
Y. Lin, P. Zhou (Fudan University), M. Chi (Semiconductor Manufacturing International Corporation), H. B. Lv (Fudan University), S. Song (Semiconductor Manufacturing International Corporation), R. Huang, J. G. Wu, H. M. Wu (Memory Technology Development Center) and M. Chi (Semiconductor Manufacturing International Corporation) 281

Yield Improvement through Mechanism Study on WSi2 Abnormal Growth
J. Tang, Z. Fang and Z. Xu (Applied Materials China) 287

Optimization of Nickel Salicide Strip Process Using Taguchi Method
S. Yu, W. Li (UMC Singapore), C. Lin (United Microelectronics Corporation) and Y. Lu (UMC Singapore) 291

Chapter 4
Photolithography

Inverse Lithography Technology (ILT) Enabled Source Mask Optimization (SMO) **
L. Pang, G. Xiao, V. Tolani, P. Hu, T. Cecil, T. Dam, K. Baik and B. Gleason (Luminescent Technologies) 299

Challenges and Opportunities for Optical CD Metrology in Future Lithography Process **
J. Bao, J. Ferns and Y. Wen (Timbre Technologies, Inc.) 315

Line Edge Roughness Analysis for KrF Photoresists under sub 0.11 um Groundrules **
L. Wang, L. Ji, P. Wu, H. Kan, W. He, Z. Zhu, F. Chen, F. Wei and J. Zhu (Shanghai Huahong NEC Electronics Company, Ltd.) 321

Lithography Process Transfer from ArF to High-NA KrF Tool **
J. Hong (ASML) and A. Serebryakov (ABS) 333
Process Window Analysis for KrF Photoresists Under Sub-0.11μm Groundrules
  L. Wang, L. Ji, P. Wu, H. Kan, W. He, Z. Zhu, F. Chen, F. Wei and J. Zhu
  (Shanghai Huahong NEC Electronics Company, Ltd.)

Computation Lithography: Virtual Reality and Virtual Virtuality *
  A. Wong (Magma Design Automation) and E. Lam (The University of Hong Kong)

OPC Accuracy and Development Time Improvement for Advanced Technology Nodes **
  P. Nikolsky, T. Nootgedagt, P. Van Adrichem, J. Meessen, C. Kohler,
  B. Wisse (ASML Netherlands BV) and S. Hunsche (Brion, an ASML company)

Hot-Spots Aware Inverse Lithography Technology **
  Y. Yang, Z. Shi, S. Shen and C. Xie (Zhejiang University)

Trefoil Aberration Measurement of Lithographic Projection Optics Based on Linewidth Asymmetry of the Aerial Image
  Q. Yuan, X. Wang and Z. Qiu (Shanghai Institute of Optics and Fine Mechanics, Chinese Academy of Sciences)

High-Accuracy Measurement of Coma with the Optimized Alternating Phase-shifting Mask with a Specific Phase Width
  Z. Qiu, X. Wang, Q. Yuan (Shanghai Institute of Optics and Fine Mechanics, Chinese Academy of Sciences) and F. Wang (National Engineering Research Center for Lithographic Equipment)

EUV Source System Development for 22nm Generation and Beyond **
  B. Lin, D. Brandt and N. Farrar (Cymer Southeast Asia Ltd.)

Novel Embedded Barrier Layer Materials for ArF Non-topcoat Immersion Applications **
  D. Wang, C. J. Wu, C. Xu, G. Barclay, P. Trefonas and M. Xu
  (Rohm and Haas Electronic Materials)

Silicon-Containing Coupler Polymers Used For DUV Photoresist **
  R. Ran (CitiTech Advanced Materials Inc.)

A Cost Effective Spin on Sidewall Material Alternative to the CVD Sidewall Process **
  B. Ho, D. Maruyama, R. Sakamoto and Y. Sakaia
  (Nissan Chemical Industries)
Residue Testing of Developer-Soluble Bottom Anti-Reflective Coatings
C. Washburn, E. April and S. Brian (Brewer Science, Inc.)

Chapter 5
CMP & Cleaning

Investigation on Chemical Mechanical Polishing of GeSbTe for High Density Phase Change Memory
M. Zhong, Z. Song, B. Liu, S. Feng (Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences), Z. Xie, F. Zhang and Y. Xiang (Semiconductor Manufacturing International Corporation)

Study on CMP Mechanism and Technology of Sapphire Substrate for Photoconducting Device
X. Niu, T. Wu, X. Zhao, B. Tan and Y. L. Liu
(Institute of Microelectronics, Hebei University of Technology)

Investigation of Defects in Post-CuCMP
S. Xiong, S. Huang, Y. Yang (Wuhan Xinxin Semiconductor Manufacturing Corporation), C. Tan, S. Wang, R. Zhao and J. Xu (Applied Materials China)

Study On The Electro-Chemical Cleaning Technique with BDD Film Anode to Preparation of Electronic Devices
B. Gao (Hebei University of Technology), Y. Zhu (Tianjin University of Technology), Y. Liu (Hebei University of Technology), X. Niu (Institute of Microelectronics, Hebei University of Technology), J. Zhang (Tianjin Polytechnic University), X. Liu and L. Li (Hebei University of Technology)

Cu/Low-k Thickness Measurement for Advanced Cu CMP Process Development and Control
Y. Li, N. Heylen, T. Delande, K. Kellens, P. Ong, L. Leunissen (IMEC), A. Tarnowka and A. Eliyahu (Nova Measuring Instruments Ltd.)

Cu/barrier CMP Protection Film Characterization Using Electrochemical Technique
S. Xu (Anji Microelectronics (Shanghai) Co., Ltd.)

Effect of Polisher Kinematics in Reducing Average and Variance of Shear Force and Increasing Removal Rate in Copper CMP
Y. Sampurno, A. Philipossian (University of Arizona), S. Theng (Araca Incorporated), T. Nemoto, X. Gu (Tohoku University), Y. Zhuang (Araca Incorporated), A. Teramoto and T. Ohmi (Tohoku University)
Single Dispersion to Polish both Bulk Cu and Residual Cu along with Barrier Layers
S. Janjam, D. Roy and S. V. Babu (Clarkson University) 473

Ultra-High Removal Rate Copper CMP Slurry Development for 3D Application **
B. Hu, H. Kim, R. Wen and D. Mahulikar (Planar Solutions LLC) 479

Effect of H2O2 Concentration and Slurry Dilution on Removal Rate and Surface Quality for a Cu Slurry
J. Lin and T. Du (Fujimi Corporation) 485

Development of Copper CMP Slurry
J. Jing, C. Yang, X. Cai, D. Shiao and S. Wang (Anji Microelectronics (Shanghai) Co., Ltd.) 491

A New Kind of Technology for Post CMP Cleaning in IC Fabrication
L. Weiwei (Hebei University of Technology) 497

Controlled DI Water Gasification System for Advanced Semiconductor Cleaning Processes
A. Xia, K. Niermeyer, G. Conner and R. Mollica (Entegris Inc.) 503

A Novel Slurry for DRAM Polysilicon CMP

A Matching Game for CMP Pads and Conditioners
F. F. Sun, J. Hawkins (Cabot Microelectronics Corporation), J. Tsai, G. Chiu (Cabot Microelectronics Corporation (Taiwan)) and A. Naman (Cabot Microelectronics Corporation) 517

Polycrystalline Diamond (PCD) Shaving Dresser: The Ultimate Diamond Disk (UDD) for CMP Pad Conditioning
J. C. Sung, C. Chou (Kinik Company), Y. Chen (National Defense University), C. Chou, Y. Pai, S. Hu (Kinik Company) and M. Sung (Advanced Diamond Solutions) 523
Development of CMP Conditioner for Sub-50 nm Technology Nodes
T. Hwang, R. Vedantham (Saint Gobain Abrasives, USA) and S. Zhang
(Saint Gobain Abrasives, Shanghai)

PART 2

The Design Features of Ultimate Diamond Disks (UDD): W CMP with In-Situ Dressing of Metal Free Diamond Disks
J. C. Sung, S. Hu, W. Huang, C. Chou, C. Chou and Y. Pai (Kinik Company)

Slurry Development Challenges and Solutions for Advanced Node Copper CMP**
D. Mahulikar (Planar Solutions LLC)

Application of Surfactant in Si CMP Processing
B. Tan, X. Niu, P. Liang, T. Wu and Y. L. Liu (Institute of Microelectronics, Hebei University of Technology)

Poly-CMP Slurry for Flash Memories
J. Jing (Anji Microelectronics (Shanghai) Co., Ltd.), B. Chiu, T. Huang, A. Hsu (Applied Materials Taiwan), C. Yang and C. Yu (Anji Microelectronics (Shanghai) Co., Ltd.)

Synthesis of Spherical-like Ceria Particle with PVP as Assistant Agent and Its CMP Performance on Shallow Trench Isolation
Z. Zhang, W. Liu, Z. Song and X. Hu (Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences)

Chapter 6
Thin Film, Etch and Plating

Advanced Process Control of HfSi1-xO2 Composition using Co-injection Atomic Layer Deposition
L. Bartholomew, A. Bavin, T. Lazerand, V. Rao (Aviza Technology), M. Weldon and L. Wang (Metrosol)

Thin Oxidation Study with Various Thermodynamic Parameters
P. Zhang, X. Zhang, T. Wen (North University of China), L. Xu, L. Shi (Southeast University), S. Webber, C. Willson (University of Texas at Austin) and K. Dean (SEMATECH International)

Solving Arcing Issues in CVD Processes
Study on Bit Line TiCl4 TIN Process Optimization for Stack DRAM IDDSDS Standby Failure Improvement
L. Chen, Z. Li, X. Song, L. Xu, Y. Lin, H. Wei and P. Lin
(Semiconductor Manufacturing International Corporation)

Second Generation Copper Dielectric Barrier (BLOk II): k Reduction and Interface Control To Improve TDDB and EM **
L. Xia, V. Zubkov, W. Ye, M. Shek, D. Cui and M. Naik
(Applied Materials, Inc.)

Studies of Wafer Backside Micro-arcing Prevention In Encore Ta Process
A. Chen, A. Bian, P. Lin, C. Xing and H. Zhou
(Semiconductor Manufacturing International Corporation)

Pre-clean Study for Both Damascene SiN and N-Blok to Resolve Queue-time-dependent Dielectric Barrier VBD Degradation
J. Xu, R. Gao, H. Wang, X. Li (Applied Materials China), S. Lee, D. Cui, M. Naik, L. Xia (Applied Materials, Inc.), Q. Xu, Z. Zhang and E. Bei
(Semiconductor Manufacturing International Corporation)

A Study on PVD Co Pre-clean Chamber RF Reflect Power Improvement
(Semiconductor Manufacturing International Corporation)

Robust HfxSi1-xO2 Gate Dielectric using Co-injection Atomic Layer Deposition
L. Bartholomew, A. Bavin, T. Lazerand and V. Rao (Aviza Technology)

Plasma Charging Damage Affecting Flash Memory Device Encountered at Pad Etch
S. Chong, K. A. Mohammad, F. Ng, L. J. Liu, D. Lee and S. F. Lee (X-Fab Sarawak Sdn. Bhd.)

Material Etch Rate Control in the Fluoride Containing Stripper for Post Etch and Ashing Residue Removal
B. Liu, L. Peng, J. Peng, J. Yu and S. Wang
(Anji Microelectronics (Shanghai) Co., Ltd.)

Influence of Polymeric Gas on Sidewall Profile and Defect Performance of Aluminum Metal Etch
X. Wang, H. Zhang, M. Shen, W. Sun and S. Chang
(Semiconductor Manufacturing International Corporation)
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Etch Arts of Dual Damascus Structure and Their Impacts on WAT/VBD in 65nm Cu Interconnects</td>
<td>645</td>
</tr>
<tr>
<td>W. Sun, S. Chang, H. Zhang, X. Yin, L. Fu, B. Han, X. Wang and Y. Wu (Semiconductor Manufacturing International Corporation)</td>
<td></td>
</tr>
<tr>
<td>Understanding and Importance of Defects in Advanced Materials **</td>
<td>651</td>
</tr>
<tr>
<td>L. Pantisano, L. Trojman, M. Aoulaiche (IMEC), R. O'Connor (Dublin City University), B. Kaczer and G. Groeseneken (IMEC)</td>
<td></td>
</tr>
<tr>
<td>Yield Enhancement with Optimized Offset Spacer Etch for 65nm Logic Low-leakage Process</td>
<td>659</td>
</tr>
<tr>
<td>B. Han, S. Chang, H. Zhang, L. Zhao, Y. Fu, W. Sun and B. Liu (Semiconductor Manufacturing International Corporation)</td>
<td></td>
</tr>
<tr>
<td>Study of Film Growth on Silicon in Advanced High Dose Implant Photoresist Strip</td>
<td>663</td>
</tr>
<tr>
<td>L. Diao (Mattson Technology) and S. Xu (Mattson Technology, Inc)</td>
<td></td>
</tr>
<tr>
<td>Via Resistance Variation Improvement Through Amine Versus Fluorine Based Chemical and O2 Dry Flushing for BiCMOS Technology</td>
<td>669</td>
</tr>
<tr>
<td>P. Tee, H. L. Teo, S. Liew, S. Chong, D. Lee and S. F. Lee (X-Fab Sarawak Sdn. Bhd.)</td>
<td></td>
</tr>
<tr>
<td>A Novel Approach for Electro Chemical Plating (ECP) Process Swirl Defect Reduction</td>
<td>677</td>
</tr>
<tr>
<td>R. Sun, J. Zhang, J. Jiang, Y. Bian, P. Lin, C. Xing (Semiconductor Manufacturing International Corporation), X. Li (Novellus System Inc.) and H. Zhou (Semiconductor Manufacturing International Corporation)</td>
<td></td>
</tr>
<tr>
<td>Chapter 7</td>
<td></td>
</tr>
<tr>
<td>Packaging Technology</td>
<td></td>
</tr>
<tr>
<td>Material Technologies for 3D Semiconductor Packaging *</td>
<td>683</td>
</tr>
<tr>
<td>N. Takano, T. Tanaka, S. Katogi and A. Nagai (Hitachi Chemical Co., Ltd.)</td>
<td></td>
</tr>
<tr>
<td>High-Speed Cu-TSV for 5:1 iTSV Applications **</td>
<td>689</td>
</tr>
<tr>
<td>R. Beica and P. Siblerud (Semitool Inc.)</td>
<td></td>
</tr>
<tr>
<td>Advanced Technologies for In-Line and Post-Processed TSV Integration</td>
<td>695</td>
</tr>
<tr>
<td>E. O. Beyne, B. Swinnen, J. Van Olmen and D. S. Tezcan (IMEC)</td>
<td></td>
</tr>
<tr>
<td>3D DRAM in Server Application</td>
<td>701</td>
</tr>
<tr>
<td>B. Cai, V. Patel and E. D. Blackshear (IBM)</td>
<td></td>
</tr>
</tbody>
</table>
3D Integrated, Ultra-Thin Functional Microcontroller Device for Wireless, Flexible ECG Systems
W. Christiaens (Ghent University/IMEC), T. Torfs (IMEC), W. Huwel (ACB), C. Van Hoof (IMEC) and J. Vanfleteren (Ghent University/IMEC)

Challenges, Trends and Solutions for 3D Interconnects in Lithography and Wafer Level Bonding Techniques
M. Zoberbier (SUSS MicroTec Lithography), E. Hell (SUSS MicroTec Shanghai Co., Ltd.), K. Cook (SUSS MicroTec Inc.), M. Hennemayer and B. Neubert (SUSS MicroTec Lithography)

Throughput Enhanced Flip-Chip to Wafer Bonding: The Advanced Chip to Wafer Bonding
A. Sigl, S. Pargfrieder, T. Matthias, M. Wimplinger and P. Kettner (EV Group)

Material Solutions for Advanced Thin Packages
H. Tanaka (Sumitomo Bakelite Co. Ltd.)

Development of Epoxy-Silicone Hybrid Polymer and Application for Semiconductor Assembly
K. Tomiyoshi, T. Kanamaru and K. Fukui (Shin-Etsu Chemical Co., Ltd.)

UV Curable Adhesives for CMOS and Ccd Image Sensor Package
T. Kenmochi (Kyoritsu Chemical & Co., Ltd.)

Current Evolution of Wafer Thinning and Dicing
S. M. Sullivan (DISCO HI-TEC AMERICA, Inc.)

Electroless Nickel/Gold Under-Bump-Metallization Cost Comparisons
A. J. Strandjord, A. Scheffler (PacTech USA), E. Zakel, T. Oppert (PacTech GMBH) and T. Teutsch (PacTech USA)

Edge Protection of Temporarily Bonded Wafers during Backgrinding

Wafer Level SAW RF Filter Packaging With Through Wafer Via Interconnection
Y. Kweon, S. Park, T. Kim, J. Honh, S. Yang, J. Ha, T. Kim and S. Yi (Samsung Electromechanics)
High Volume, Low Cost Multi Die Packaging Using Conductive Polymer Interconnect
   M. Robinson and J. Leal (Vertical Circuits, Inc.)

Next Generation Nickel-Based Bond Pads Enable Copper Wire Bonding
   B. Chylak, J. Ling, H. Clauberg (Kulicke & Soffa Industries, Inc.) and
   T. Thieme (Atotech Deutschland GmbH)

Consideration of Gold Thickness in ENIG UBM Application
   M. Nozu, T. Shibata, K. Yoshikawa and S. Hashimoto
   (C.Uyemura & Co., Ltd)

Dippable Paste: A Robust Assembly Material and Enabling Technology
   H. G. Sy (Heraeus Materials Singapore Pte Ltd) and R. Lathrop
   (Heraeus Contact Division)

The Destructive Wire Bond Pull Test Methodology for the Ultra Low Loop Application on Thinner Die Package
   O. Kwon (Kulicke & Soffa), B. Chylak (Kulicke & Soffa Industries, Inc.),
   O. Yauw and K. Lee (Kulicke & Soffa)

Grooved Ball Pad Structure (GBPS) to Improve FBGA Solder Joint Reliability (SJR) Performance
   W. Zhou and T. Jiang (Micron Technology, Inc.)

Microdot Epoxy Stamping Process Qualification for Substrate-Based Optocoupler BGA Packaging
   E. I. Livelo and R. V. Rojas (Fairchild Semiconductor)

Cu2 Process Development For Cost Effective SOT Package
   Y. Soh and T. Lim (Infineon Technologies (Wuxi) Co., Ltd.)

Enabling Technology in Thin Wafer Dicing
   J. Van Borkulo, R. Evertsen and R. Hendriks
   (Advanced Laser-Separation International ALSI)

Chapter 8
Emerging Semiconductor Technologies

Growth and Electrical Characterization of Horizontally Aligned CNTs
   C. Santini (IMEC / University of Palermo), D. J. Cott, A. Romo Negreira (IMEC), S. Riva Sanseverino (University of Palermo), S. De Gendt (IMEC / KU Leuven Chemistry Department) and P. M. Vereecken (IMEC)
Fine Pitch Transfer and Join (T&J) From MCM to 3DI **
R. R. Yu (IBM) 851

Exploratory NEMS-CMOS Hybrid Devices for Post CMOS Era **
B. Lee (Gwangju Institute of Science and Technology) 857

Evaluation of InAs QWFET for Low Power Logic Applications **
E. Chang, C. Kuo (National Chiao Tung University), H. Hsu (Yuan Ze University), Y. Miyamoto (Tokyo Institute of Technology), C. Chang and C. Wu (National Chiao Tung University) 863

Translucent Polymer Solar Cells **
G. Ng, C. Vijila, W. Goh and F. Zhu (Institute of Materials Research and Engineering) 869

PV Efficiency Improved Large-area Dye-sensitized Solar Cells
H. Yin, T. Zhang, X. Wang, L. Liu, Y. Wang, X. Liu and J. Kang (Institute of Microelectronics, Peking University) 875

Influence of Sulfurization Temperature on Structure and Semiconducting Properties of SnxSy Thin Films
S. Cheng, S. Peng and Y. Yang (Fuzhou University) 881

Thin Film InP Epitaxy on Si (001) Using Selective Aspect Ratio Trapping
J. Li, J. Bai, J. M. Hydrick, J. G. Fiorenza, C. Major, M. Carroll (Amberwave), Z. Shellenbarger (Sarnoff Corporation) and A. Lochtefeld (Amberwave) 887

Sub-micrometer Organic Field Effect Transistors

Resistive Switching Characteristics of MnOx-based ReRAM
S. Zhang, S. Long, Q. Liu, Q. Wang and M. Liu (Institute of Microelectronics, Chinese Academy of Sciences) 901

FEA Based Design Optimization of Exciting Sensitivity for Micromachined Beam Ultrasonic Transducer
Y. Han (Nokia Research Center), C. Cai, Y. Liu, A. Salo, L. Xu (Beijing Jiaotong University) and J. Xie (Nokia Research Center) 907
Chapter 9
Silicon Technology for Semiconductor, Electronic, and Solar Applications

Polysilicon Production: Reaction Engineering and Scaleup Issues *
P. A. Ramachandran (Washington University) 915

Heat and Impurity Transfer Mechanisms of Czochralski and Directional Solidification Processes *

Global Simulation of CZ and FZ Bulk Crystal Growth: From Quasi-Dynamic and Dynamic Modelling to Process Control and Crystal Quality Optimization *
F. Dupret (Universite Catholique de Louvain), R. Rolinsky, L. Wu, F. Loix, A. De Potter, N. Van den Bogaert and V. Regnier (FEMAGSoft S.A. Company) 935

Agglomeration of Vacancies into Voids and Oxide Particles in Silicon Crystals *
V. V. Voronkov (MEMC Electronic Materials) 945

Atomistic-to-Continuum Modeling of Defect-Related Phenomena in Silicon Crystals *
T. Sinno and S. S. Kapur (University of Pennsylvania) 959

Challenges in Wafering Processes for Semiconductor and Solar Wafers *
H. Erk (MEMC Electronic Materials, Inc) 969

Prediction of Melt-Crystal Interface Shape and Melt Convection in a Large-scale CZ-Si Growth System Using RANS and LES Methods in Global Simulation.
X. Liu, L. Liu, Z. Li, Y. Wang (School of Energy and Power Engineering, Xi’an Jiaotong University) and K. Kakimoto (Kyushu University) 983

Calibration of the Enthalpy-Porosity Based Method for CZ Silicon Growth
B. Dai, B. Devulapalli (MEMC Electronic Materials Inc.), P. Gunjalb (Tridiagonal Solutions) and M. Kulkarni (MEMC Electronic Materials Inc.) 989

Advances in the Understanding of Oxide Precipitate Nucleation in Silicon **
G. Kissinger, D. Kot, V. Akhmetov (IHP), A. Sattler, T. Mueller and W. Von Ammon (Siltronic AG) 995
Oxygen Precipitation in Heavily Phosphorus-doped Czochralski Silicon

Y. Zeng, D. Yang, X. Ma, X. Zhang, L. Lin and D. Que
(State Key Laboratory of Silicon Materials)

Interactions of Cu and Ni Impurities with Vacancy-related Point Defects in Czochralski-grown Si Crystals

V. Markevich, A. R. Peaker (University of Manchester), I. F. Medvedeva, V. E. Gusakov, L. I. Murin (Scientific-Practical Materials Research Centre of NAS of Belarus) and B. G. Svensson (University of Oslo)

Effect of Oxygen Precipitates in Annealed Electron Irradiated Czochralski Silicon

G. Chen, X. Ma, Y. Bai, L. Cai and Y. Li (Hebei University of Technology)

Modeling Multi-Crystalline Silicon Growth in Directional Solidification Systems

B. Devulapalli and M. Kulkarni (MEMC Electronic Materials Inc.)

Simulation Analysis of Point Defects in Silicon Ingot during Unidirectional Solidification Process for Solar Cells

X. Chen, S. Nakano (Kyushu University), L. Liu (School of Energy and Power Engineering, Xi'an Jiaotong University) and K. Kakimoto (Kyushu University)

Distributions of Light Elements and Their Precipitations Grown by Unidirectional Solidification Method in Multicrystalline Silicon for Solar Cells

H. Matsuo, S. Hisamatsu, Y. Kangawa and K. Kakimoto
(Kyushu University)

Numerical Simulation of Thermal Distribution during the Directional Solidification of Polycrystalline Silicon Ingot

D. Wu, W. Sun, Q. Hao, J. Zhao and C. Liu
(Hebei University of Technology)

Performance Limitations of mc-Si Solar Cells Caused by Defect Clusters **


Cluster Ion Implantation System: Claris for Beyond 45nm Device Fabrication (ii)

Silicon Etching Technology Using Inductively Coupled Plasma Suitable for Fabrication of Silicon Nanowires and Ring Resonators  
*J. Zhou, H. Shen, H. Zhang and X. Liu*  
(Institute of Microelectronics of Chinese Academy of Sciences)

1065

The Synthesization of Si Nanocrystals Embedded in HfO2 Matrix by Electron Beam co-Evaporation Technique  
*W. Li, R. Jia, C. Chen, M. Liu, H. F. Li, C. X. Zhu and S. Long*  
(Institute of Microelectronics, Chinese Academy of Sciences)

1071

New Structure Improves Copper Phthalocyanine (CuPc) Order and Decrease the Device Resistance  
*G. Liu, M. Liu, L. Shang, Z. Ji, X. Liu, H. Wang and J. Liu*  
(Institute of Microelectronics, Chinese Academy of Sciences)

1075

Investigating the Effects of Different Gate Biasing Voltages and Temperatures on RadFETs  
*H. Tang, Y. Liu, Y. Wang, J. Wang and Y. Jin*  
(Institute of Microelectronics, Peking University)

1081

Author Index  
1087

* Keynote paper  
** Invited paper