2009 Formal Methods in Computer-Aided Design

(FMCAD 2009)

Austin, Texas, USA
15-18 November 2009
Panels

Session 1. Model Checking

Interpolation-Sequence Based Model Checking ................................................................. 1
  Yakir Vizel, Orna Grumberg

Structure-Aware Computation of Predicate Abstraction ....................................................... 9
  Alessandro Cimatti, Jori Dubrovin, Tommi Junttila, Marco Roveri

Enhanced Verification By Temporal Decomposition ........................................................ 17
  Michael Case, Hari Mony, Jason Baumgartner, Robert Kanzelman

Session 2. Software Verification

Software Model Checking via Large-Block Encoding ......................................................... 25
  Dirk Beyer, Alessandro Cimatti, Alberto Griggio, M. Erkan Keremoglu, Roberto Sebastiani

Verification of Recursive Methods on Tree-like Data Structures ........................................ 33
  Jyotirmoy Deshmukh, E. Allen Emerson

MCC: A runtime verification tool for MCAPI user applications ........................................ 41
  Subodh Sharma, Ganesh Gopalakrishnan, Eric Mercer, Jim Holt

Session 3. Satisfiability Modulo Theory

Generalized and Efficient Array Decision Procedures ....................................................... 45
  Leonardo de Moura, Nikolaj Bjorner

Decision Diagrams for Linear Arithmetic ................................................................. 53
  Sagar Chaki, Arie Gurfinkel, Ofer Strichman

Efficient Decision Procedure for Non-linear Arithmetic Constraints using CORDIC ............. 61
  Malay Ganai, Franjo Ivancic

Mixed Abstractions for Floating-Point Arithmetic .............................................................. 69
  Angelo Brillout, Daniel Kroening, Thomas Wahl

Session 4. Games

Safety First: A Two-Stage Algorithm for LTL Games ..................................................... 77
  Saqib Sohail, Fabio Somenzi

Synthesizing Robust Systems ...................................................................................... 85
  Roderick Bloem, Karin Greimel, Thomas Henzinger, Barbara Jobstmann
Session 5. Quantitative Reasoning
Formal Verification of Analog Designs using MetiTarski ............................................................. 93
William Denman, Behzad Akbarpour, Sofiene Tahar, Mohamed H. Zaki, Lawrence Paulson

Formal Verification of Correctness and Performance of Random Priority-based Arbiters ................. 101
Krishnan Kailas, Viresh Paruthi, Brian Monwai

Session 6. Assume Guarantee Reasoning
Assume-Guarantee Validation for STE Properties within an SVA Environment ................................ 108
Zurab Khasidashvili, Gavriel Gavrielov, Tom Melham

Data Mining based Decomposition for Assume-Guarantee Reasoning ........................................... 116
He Zhu, Fei He, William N. N. Hung, Xiaoyu Song, Ming Gu

Session 7. Equivalence Checking
Scalable Conditional Equivalence Checking: An Automated Invariant-Generation Based Approach .... 120
Jason Baumgartner, Hari Mony, Michael Case, Jun Sawada, Karen Yorav

Verifying Equivalence of Memories Using a First Order Logic Theorem Prover ................................. 128
Zurab Khasidashvili, Mahmoud Kinanah, Andrei Voronkov

A Compositional Theory for Post-Reboot Observational Equivalence Checking of Hardware ............ 136
Zurab Khasidashvili, Dafer Kaiss, Doron Bustan

Session 8. Debugging
Scaling VLSI Design Debugging with Interpolation ................................................................ 144
Brian Keng, Andreas Veneris

Debugging Formal Specifications Using Simple Counterstrategies .................................................... 152
Robert Koenighofer, Georg Hofferek, Roderick Bloem

Connecting Pre-silicon and Post-silicon Verification ........................................................................ 160
Sandip Ray, Warren Hunt

Session 9. Case Studies and Verification in the Large
A Verified Platform for a Gate-Level Electronic Control Unit ....................................................... 164
Sergey Tverdyshev

Protocol verification using Flows: An Industrial Experience ......................................................... 172
John O'Leary, Murali Talupur, Mark Tuttle

Industrial Strength Refinement Checking ......................................................................................... 180
Jesse Bingham, Flemming Andersen, John Erickson, Gaurav Singh

Towards a Formally Verified Network-on-Chip ............................................................................... 184
Tom van den Broek, Julien Schmaltz

Hardware/Software Co-verification of Cryptographic Algorithms using Cryptol ............................. 188
Levent Erkok, Magnus Carlsson, Adam Wick

Session 10. Synthesis
Retiming and Resynthesis With Sweep Are Complete for Sequential Transformations .................... 192
Hai Zhou

SAT-based Synthesis of Clock Gating Functions Using 3-Valued Abstraction ................................. 198
Eli Arbel, Oleg Rokhlenko, Karen Yorav

Finding heap-bounds for hardware synthesis .................................................................................. 205
Byron Cook, Ashutosh Gupta, Stephen Magill, Andrey Rybalchenko, Jiri Simsa, Satnam Singh, Viktor Vafeiadis

Author Index