2009 International Test Conference

(ITC 2009)

Austin, Texas, USA
1-6 November 2009
# TABLE OF CONTENTS

## PLENARY SESSION

**Design- and Manufacturing-aware Test Is Our Future**  
Antun Domic ........................................................................................................... 1

**Design and Test Challenges for 32 nm and Beyond**  
Shekhar Borkar ........................................................................................................ 2

## SESSION 1 TEST QUALITY AND DIAGNOSIS

**Comparing the Effectiveness of Deterministic Bridge Fault and Multiple-Detect Stuck Fault Patterns for Physical Bridge Defects: A Simulation and Silicon Study**  
Sandeep Kumar Goel, Narendra Devta-Prasanna, Mark Ward .................................. 3

**Defect-Oriented Cell-Aware ATPG and Fault Simulation for Industrial Cell Libraries and Designs**  

**Test Effectiveness Evaluation Through Analysis of Readily-Available Tester Data**  
Yen-Tzu Lin, R. D. (Shawn) Blanton ..................................................................... 23

**Application of Non-parametric Statistics of the Parametric Response for Defect Diagnosis**  
R. Gudavalli, W. R. Daasch, P. Nigh, D. Heuberlin .................................................. 33

## SESSION 2 BOUNDARY-SCAN

**Testing Bridges to Nowhere - Combining Boundary Scan and Capacitive Sensing**  
Stephen Sunter, Kenneth P. Parker .................................................................... 43

**Intel®IBIST, the Full Vision Realized**  
Jay Nejedlo, Rahul Khanna ................................................................................ 53

**Fast Extended Test Access Via JTAG and FPGAs**  
Sergei Devadze, Artur Jutman, Igor Aleksejev, Raimund Ubar ................................ 64

**Boundary-Scan Adoption – An Industry Snapshot with Emphasis on the Semiconductor Industry**  
Philip B. Geiger, Steve Butkovich ........................................................................ 71

## SESSION 4 DELAY TEST AND POWER-AWARE TEST

**Minimizing Outlier Delay Test Cost in the Presence of Systematic Variability**  
Dragoljub (Gagi) Drmanac, Brendon Bolin, Li C. Wang, Magdy S. Abadir .................. 81

**Accurate Measurement of Small Delay Defect Coverage of Test Patterns**  
Narendra Devta-Prasanna, Sandeep Kumar Goel, Arun Gunda, Mark Ward, Prabhakaran Krishnamurthy ................................................................. 91

**Capture Power Reduction Using Clock Gating Aware Test Generation**  
Krishna Chakravadhanula, Vivek Chickermane, Brion Keller, Patrick Gallagher, Prashant Narang ................................................................. 101

## SESSION 5 UNDERSTANDING FREQUENCY BEHAVIOR ON A DEVICE

**AutoRex: An Automated Post-Silicon Clock Tuning Tool**  
D. Tadesse, J. Grodstein, R. I. Bahar .................................................................. 110

**Using Transition Test to Understand Timing Behavior of Logic Circuits on UltraSPARC™ T2 Family**  
Liang-Chi Chen, Paul Dickinson, Peter Dahlgren, Scott Davidson, Olivier Caty, Kevin Wu ................................................................. 120

**Data Learning Techniques and Methodology for Fmax Prediction**  
Janine Chen, Li C. Wang, Po-Hsien Chang, Jing Zeng, Stanley Yu, Michael Mateja ................................................................. 130

## SESSION 6 RF TESTING

**Built-in EVM Measurement for OFDM Transceivers Using All-digital DFT**  
Ender Yilmaz, Afshan Nassery, Sule Ozev, Erkan Acar ........................................ 140
Enabling GSM/GPRS/EDGE EVM Testing on Low Cost Multi-Site Testers .................................................. 150
Bobby Lai, Chris Rivera, Khurram Waheed

Low Cost AM/AM and AM/PM Distortion Measurement Using Distortion-to-Amplitude Transformations ................................................................. 157
Shreyas Sen, Shyam Devarakond, Abhijit Chatterjee

SESSION 7 EMBEDDED MEMORY TEST AND REPAIR

Fault Diagnosis for Embedded Read-Only Memories .................................................................................. 167
N. Mukherjee, A. Pogiel, J. Rajski, J. Tyszer

A Novel Test Flow for One-Time-Programming Applications of NROM Technology ........................................... 177
Ching-Yu Chin, Yao-Te Tsou, Chi-Min Chang, Mango C. T. Chao

A Comprehensive TCAM Test Scheme: An Optimized Test Algorithm Considering Physical Layout and Combining Scan Test with At-Speed BIST Design .................. 186
Hsiang-Huang Wu, Jih-Nung Lee, Ming-Cheng Chiang, Po-Wei Liu, Chi-Feng Wu

SESSION 8 MICROPROCESSOR SUPPLY NOISE AND I/O TEST

Franco Stellari, Peilin Song, John Sylvestri, Darrell Miles, Orazio Forlenza, Donato Forlenza

Voltage Transient Detection and Induction for Debug and Test .................................................................. 206
Rex Petersen, Pankaj Pant, Pablo Lopez, Jim Ignowski, Doug Josephson

Cache-Resident Self-Testing for I/O Circuitry ........................................................................ 216
Sankar Gurumurthy, Darren Bertanzetti, Peter Jakobsen, Jeff Rearick

SESSION 9 ADVANCES IN TEST COMPRESSION

Compression-Aware Pseudo-Functional Testing .................................................................................. 224
Feng Yuan, Qiang Xu

Compression Based on Deterministic Vector Clustering of Incompatible Test Cubes .......................... 234
G. Mrugalski, N. Mukherjee, J. Rajski, D. Czysz, J. Tyszer

On Simultaneous Shift- and Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment .................................................................. 244
Xiao Liu, Qiang Xu

SESSION 10 LIMITED-ACCESS IN-CIRCUIT BOARD TEST TECHNIQUES

An Economical, Precise and Limited Access In-Circuit Test Method for Pulse-Width Modulation (PWM) Circuits .................................................................................. 254
Albert Yeh, Jesse Chou, Max Lin

Augmenting Board Test Coverage with New Intel Powered Opens Boundary Scan Instruction ............ 263
Chwee Liong Tee, Tzyy Haw Tan, Chin Chuan Ng

An Outlier Detection Based Approach for PCB Testing ........................................................................ 273
Xin He, Tashwant Malaiya, Anura P. Jayasumana, Kenneth P. Parker, Stephen Hird

SESSION 11 JITTER, JITTER, JITTER!

SSC Applied Serial ATA Signal Generation and Analysis By Analog Tester Resources .......................... 283
Hideo Okawara

A Robust Method for Identifying a Deterministic Jitter Model in a Total Jitter Distribution .................. 292
Takahiro J. Yamaguchi, Kiyotaka Ichiyama, Harry X. Hou, Masahiro Ishida

Dynamic Arbitrary Jitter Injection Method For >6.5Gb/s SerDes Testing .................................................. 302
T. Fujibe, M. Suda, K. Yamamoto, Y. Nagata, K. Fujita, D. Watanabe, T. Okayasu

A Timestamping Method Using Reduced Cost ADC Hardware .......................................................... 312
Timothy D. Lyons
**SESSION 12 TEST POTPOURRI**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A Novel Architecture for On-Chip Path Delay Measurement</td>
<td>320</td>
</tr>
<tr>
<td>Low Cost Test Point Insertion Without Using Extra Registers for High Performance Design</td>
<td>330</td>
</tr>
<tr>
<td>Test Economics for Homogeneous Manycore Systems</td>
<td>338</td>
</tr>
<tr>
<td>Physical Defect Modeling for Fault Insertion in System Reliability Test</td>
<td>348</td>
</tr>
</tbody>
</table>

**SESSION 13 TEST TECHNIQUES FOR ADCS/MIXED-SIGNAL DEVICES**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIST Scheme for RF VCOs Allowing the Self-Correction of the CUT</td>
<td>358</td>
</tr>
<tr>
<td>A2DTest: A Complete Integrated Solution for On-chip ADC Self-test and Analysis</td>
<td>368</td>
</tr>
<tr>
<td>New Modeling Methods for Bounded Gaussian Jitter (BGJ)/Noise (BGN) and Their Applications in Jitter/Noise Estimation/Testing</td>
<td>378</td>
</tr>
</tbody>
</table>

**SESSION 14 IMPROVING YIELD ON YOUR SAME OLD ATE**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal Characterization of BIST, Scan Design and Sequential Test Methodologies</td>
<td>386</td>
</tr>
<tr>
<td>Cost-Effective Approach to Improve EMI Yield Loss</td>
<td>395</td>
</tr>
<tr>
<td>A Development Platform and Electronic Modules for Automated Test up to 20 Gbps</td>
<td>403</td>
</tr>
</tbody>
</table>

**SESSION 15 GETTING WORKING SILICON**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Microprocessor System Failures Debug and Fault Isolation Methodology</td>
<td>414</td>
</tr>
<tr>
<td>Design for Failure Analysis Inserting Replacement-type Observation Points for LVP</td>
<td>424</td>
</tr>
<tr>
<td>Feature Based Similarity Search with Application to Speedpath Analysis</td>
<td>434</td>
</tr>
</tbody>
</table>

**SESSION 16 VERIFICATION AND DIAGNOSTIC ATPG**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Speeding Up Bounded Sequential Equivalence Checking with Cross-Timeframe State-Pair Constraints from Data Learning</td>
<td>444</td>
</tr>
<tr>
<td>An Ant Colony Optimization Technique for Abstraction-Guided State Justification</td>
<td>452</td>
</tr>
<tr>
<td>Diagnostic Test Generation for Transition Faults Using a Stuck-at ATPG Tool</td>
<td>462</td>
</tr>
</tbody>
</table>

**SESSION 17 X-HANDLING FOR MISR SIGNATURE**

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>X-Alignment Techniques for Improving the Observability of Response Compactors</td>
<td>471</td>
</tr>
<tr>
<td>An Industrial Case Study for X-Canceling MISR</td>
<td>481</td>
</tr>
<tr>
<td>Test Point Insertion Using Functional Flip-Flops to Drive Control Points</td>
<td>491</td>
</tr>
</tbody>
</table>
SESSION 18 INNOVATIVE SOLUTIONS

Running Scan Test on Three Pins: Yes We Can! .................................................................................................................................................. 501
Jocelyn Moreau, Thomas Droniou, Philippe Lebourg, Paul Armagnat

A Novel Array-based Test Methodology for Local Process Variation Monitoring ............................................. 511
Tseng-Chin Luo, Mango C. T. Chao, Michael S. Y. Wu, Kuo-Tsai Li, Chin. C. Hsia, Huan-Chi Tseng, Chuen-Uan Huang, Yuan-Yao Chang, Samuel C. Pan, Konrad K. L. Young

Fast Circuit Topology Based Method to Configure the Scan Chains in Illinois Scan Architecture ..................... 520
Swapneel Donglikar, Mainak Banga, Maheshwar Chandrasekar, Michael S. Hsiao

LECTURE 1 POST-SILICON TEST, DEBUG AND VALIDATION

Structural Test of Power-Only Defects: ATPG or Ad-hoc? ................................................................................................. 530
Baosheng Wang, Grady Giles, Jayalakshmi Rajaraman, Kanwaldeep Sobti, Derrick Losli, Dwight Elvey, Jeff FitzGerald, Ron Walther, Jeff Rearick

Using the Multiple-Clue Approach for System Testing on AIRBUS FAL (Final Assembly Line) ....................... 531
Fassely Doumbia, Odile Laurent, Didier Atger, Chantal Robach

Post-Silicon Validation: It's the Unique Fails that Hurt You ............................................................................................ 540
P. K. Ahuja

LECTURE 3 INNOVATIVE APPROACHES TO PERFORMANCE TEST

Tolerance of Performance Degrading Faults for Effective Yield Improvement ................................................................. 541
Tong-Yu Hsieh, Melvin A. Breuer, Murli Annavaram, Sandeep K. Gupta, Kuen-Jong Lee

The Best of Both Worlds: Merging the Benefits of Rack & Stack and Universal ATE .................................................. 551
Ping Lu, Daniel Glasser, Gürkan Uygur, Klaus Helmreich

At-speed Test on the QorIQ™ P2020 Platform ...................................................................................................................... 561
Colin D. Renfrew, Brian Booth, Siweta Latawa, Rick Woltenberg, Carol Pyron

EMBEDDED TUTORIAL 1 TESTING 3-D CHIPS CONTAINING THROUGH-SILICON VIAS

Testing 3D Chips Containing Through-Silicon Vias ....................................................................................................... 569
Erik Jan Marinissen, Yervant Zorian

EMBEDDED TUTORIAL 3 NEW BOUNDARY-SCAN-BASED STANDARDS

Doing More with Less – An IEEE 1149.7 Embedded Tutorial : Standard for Reduced-pin and Enhanced-functionality Test Access Port and Boundary-Scan Architecture ................................................................. 580
Adam W Ley

PANEL 1 40 YEARS OF RELIABLE COMPUTING MAT STANFORD CRC

40 Years of Reliable Computing at Stanford CRC .................................................................................................................. 590
Nur A. Touba

The ROAR Project (1997-2002)— Looking Back ............................................................................................................... 591
Nirmal R. Saxena

The ARGOS Project ......................................................................................................................................................... 592

Test Chip Experiments at Stanford CRC .......................................................................................................................... 593
Ahmed Al-Yamani, Jonathan Chang, Piero Franco, James Li, Siyad Ma, Subhasish Mitra, Intaik Park, Chao-Wen Tseng, Erik Volkerink

PANEL 2 CAN EDA HELP SOLVE ANALOG TEST AND DFT CHALLENGES?

Can EDA Help Solve Analog Test and DFT Challenges? .............................................................................................. 594
R. Datta
EDA for Analog DFT? – Designers Must Get on the Bus
Stephan Sunter

PANEL 3 TESTING OF 3-D CHIPS: IS THERE ANYTHING NEW UNDER THE SUN?

Testing of 3D Chips: Is There Anything New Under the Sun? .......................................................... 596
E. J. Marinissen
Test Challenges for 3D-SICs: All the Old, Most of the Recent, and Then Some New! .......................... 597
Erik Jan Marinissen
Implications of 3-D Integrated Circuits at Board Test ................................................................. 598
Kenneth P. Parker

PANEL 4 POWER FAULTS – WHAT IS OUR TOLERANCE FOR DEFECTS?

Power Faults - What is Our Tolerance for Defects? ....................................................................... 600
Grady Giles

PANEL 5 PHYSICALLY-AWARE DFT: IS IT WORTH ALL THE HEAVY LIFTING?

Physically Aware DFT: Is It Worth All The Heavy Lifting? .......................................................... 601
Leroy Winemberg

PANEL 6 PREDICTIVE SOLUTIONS FOR TEST – THE NEXT DFT PARADIGM?

Predictive Solutions for Test – The Next DFT Paradigm? .......................................................... 603
Chris Allsup, Rohit Kapur

PANEL 7 HOW (UN)AFFORDABLE IS THE TRUE COST OF TEST?

Panel Synopsis - How (Un)Affordable is True Cost of Test? .......................................................... 604
Rubin A. Parekhji
Panel Synopsis - How (Un)Affordable is True Cost of Test? .......................................................... 606
Alfred Crouch
How (Un)Affordable is the True Cost of Test? ............................................................................... 607
Scott Davidson

POSTER SESSION

Eliminating Product Infant Mortality Failures Using Prognostic Analysis ........................................... 608
Len Losik
Automatic Diagnostic Tool for Analog-Mixed Signal and RF Load Boards ....................................... 609
Sukeshwar Kannan, Bruce C. Kim
Scalable and Efficient Integrated Test Architecture ........................................................................ 610
Michele Portolan, Suresh Goyal, Bradford Van Treuren
Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits .................................................... 611
Shiue-Tsung Shen, Wei-Hsiao Liu, James Chien-Mo Li, J-Chuan Cheng
Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment ............................. 612
Po-Han Wu, Juann-Chyi Rau
Power and Thermal Constrained Test Scheduling ............................................................................ 613
Chunhua Yao, Kewal K. Saluja, Paraneswaran Ramanathan
Power Scan: DFT for Power Switches in VLSI Designs .................................................................... 614
Bing-Chuan Bai, Chien-Mo Li, Augusti Kifli, Even Tsai, Kun-Cheng Wu
IEEE P1687 IJTAG: A Presentation of Current Technology .............................................................. 615
Ken Posse, Al Crouch, Jeff Rearick
Test Mode Entry and Exit Methods for IEEE P1581 Compliant Devices ......................................... 616
Heiko Ehrenberg