2009 IEEE International Conference on Computer Design

(ICCD 2009)

Lake Tahoe, California, USA
4 – 7 October 2009
# Table of Contents

## Session 1.

### Session 1.1. Disruptive Computing Technology
Session Chair: Davia J Lu, Intel Corporation

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Imperfection-Immune Carbon Nanotube Digital VLSI <em>(invited talk)</em></td>
<td>1</td>
</tr>
<tr>
<td><em>Nishant Patil, Subhasish Mitra</em></td>
<td></td>
</tr>
<tr>
<td>Computer-Aided Design for Microfluidic Chips Based on Multilayer</td>
<td>2</td>
</tr>
<tr>
<td>Soft Lithography <em>(invited talk)</em></td>
<td></td>
</tr>
<tr>
<td><em>Nada Amin, William Thies, Saman Amarasinghe</em></td>
<td></td>
</tr>
<tr>
<td>Reincarnate Historic Systems On FPGA with Novel Design Methodology</td>
<td>10</td>
</tr>
<tr>
<td><em>(invited talk)</em></td>
<td></td>
</tr>
<tr>
<td><em>Naohiko Shimizu</em></td>
<td></td>
</tr>
</tbody>
</table>

### Session 1.2. Advances in Timing Analysis and Optimization
Session Chair: Stephan Wong, TU Delft

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Automatic Synthesis of Computation Interference Constraints</td>
<td>16</td>
</tr>
<tr>
<td>for Relative Timing Verification</td>
<td></td>
</tr>
<tr>
<td><em>Yang Xu, Ken Stevens</em></td>
<td></td>
</tr>
<tr>
<td>Symmetrical Buffer Placement in Clock Trees for Minimal Skew Immune</td>
<td>23</td>
</tr>
<tr>
<td>to Global On-chip Variations</td>
<td></td>
</tr>
<tr>
<td><em>Renshen Wang, Takumi Okamoto, Chung-Kuan Cheng</em></td>
<td></td>
</tr>
<tr>
<td>Statistical Timing Analysis based on simulation of Lithographic</td>
<td>29</td>
</tr>
<tr>
<td>process</td>
<td></td>
</tr>
<tr>
<td><em>Aswin Sreedhar, Sandip Kundu</em></td>
<td></td>
</tr>
</tbody>
</table>

### Session 1.3. System Power and Thermal Issues
Session chair: Xiaoyao Liang, NVIDIA

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compiler-Directed Leakage Reduction in Embedded Microprocessors</td>
<td>35</td>
</tr>
<tr>
<td><em>Soumyaroop Roy, Nagarajan Ranganathan, Srinivas Katkoori</em></td>
<td></td>
</tr>
<tr>
<td>Efficient Calibration of Thermal Models based on Application Behavior</td>
<td>41</td>
</tr>
<tr>
<td><em>Youngwoo Ahn, Inchoon Yeo, Riccardo Bettati</em></td>
<td></td>
</tr>
</tbody>
</table>
Using Checksum to Reduce Power Consumption of the Display System for Low-Motion Content

*Kyungtae Han, Zhen Fang, Richard Forand, Paul Diefenbaugh, Ravi Iyer, Donald Newell*

**Session II.**

**Session 2.1. Keynote Series: Disruptive Computing Design**

A Disruptive Computer Design Idea: Architectures with Repeatable Timing *(invited talk)*

*Stephen Edwards, Sungjun Kim, Edward Lee, Isaac Liu, Hiren Patel, Martin Schoeberl*

Algorithmic Approach to Designing an Easy-To-Program System: Can It Lead to a HW-Enhanced Programmer’s Workflow Add-On? *(invited talk)*

*Uzi Vishkin*

**Session 2.2. Hierarchical Testing and Design for Test**

Session chair: Prab Varma, Blue Pearl Software

Quality Improvement and Cost Reduction Using Statistical Outlier Methods

*Amit Nahar, Kenneth Butler, John Carulli, Charles Weinberger*

Test-Wrapper Optimization for Embedded Cores in TSV-Based Three-Dimensional SOCs

*Brandon Noia, Krishnendu Chakrabarty, Yuan Xie*

Hierarchical Parametric Test Metrics Estimation: A Sigma-Delta Converter BIST Case-Study

*Matthieu Dubois, Haralampos-G. Stratigopoulos, Salvador Mir*

Design and Test Strategies for Microarchitectural Post-Fabrication Tuning

*Xiaoyao Liang, Benjamin Lee, Gu-Yeon Wei, David Brooks*

Impact Analysis of Performance Faults in Modern Microprocessors

*Naghmeh Karimi, Michail Maniatakos, Chandra Tirumurti, Abhijit Jas, Yiorgos Makris*

A Robust Pulse-triggered Flip-Flop based Enhanced Scan Cell Design

*Rajesh Kumar, Kalyana Bollapalli, Rajesh Garg, Tarun Soni, Sunil Khatri*
**Session 2.3. Clocking, Synchronization and Interconnect**  
Session chair: Nestoras Tzartzanis, Apple

Enabling Resonant Clock Distribution with Scaled On-Chip Magnetic Inductors .......................................................... 103  
*Saurabh Sinha, Wei Xu, Jyothi Velamala, Tawab Dastagir, Bertan Bakkaloglu, Hongbin Yu, Yu Cao*

A Flexible Communication Scheme for Rationally-Related Clock Frequencies ................................................................. 109  
*Jean-Michel Chabloz, Ahmed Hemani*

VariPipe: Low-overhead Variable-clock Synchronous Pipelines ............ 117  
*Navid Toosizadeh, Safwat G. Zaky, Jianwen Zhu*

N-way Ring and Square Arbiters ........................................... 125  
*Masashi Imai, Tomohiro Yoneda, Takashi Nanya*

On-chip Bidirectional Wiring for Heavily Pipelined Systems using Network Coding ......................................................... 131  
*Kalyana Bollapalli, Rajesh Garg, Kanupriya Gulati, Sunil Khatri*

**Session III.**

**Session 3.1. Energy Efficient Architectures**  
Session chair: Allen Cheng, University of Pittsburgh

WHOLE: A Low Energy I-Cache with Separate Way History ............... 137  
*Zichao Xie, Dong Tong, Xu Cheng*

Reducing Dynamic Power Dissipation in Pipelined Forwarding Engines .. 144  
*Weirong Jiang, Viktor Prasanna*

A Power-aware Hybrid RAM-CAM Renaming Mechanism for Fast Recovery .............................................................. 150  
*Salvador Petit, Rafael Ubal, Julio Sahuquillo, Pedro LÁEpez*

Resource Sharing of Pipelined Custom Hardware Extension for Energy-efficient Application-specific Instruction Set Processor Design .... 158  
*Hai Lin, Yunsí Fei*

Deterministic Clock Gating to Eliminate Wasteful Activity in Out-of-Order Superscalar Processors due to Wrong Path Instructions .... 166  
*Nasir Mohyuddin, Kimish Patel, Massoud Pedram*

**Session 3.2. System Level Test and Verification**  
Session chair: Kapila Udawatta, Intel Corporation
Real-time, Unobtrusive, and Efficient Program Execution
Tracing with Stream Caches and Last Stream Predictors .......................... 173

Vladimir Uzelac, Aleksandar Milenkovic, Milena Milenkovic, Martin Burtscher

A Distributed Concurrent On-Line Test Scheduling Protocol for
Many-Core NoC-Based Systems .................................................. 179

Jason Lee, Praveen Bhojwani, Rabi Mahapatra

Transaction-Based Debugging of System-on-Chips with Patterns ........... 186

Amir Masoud Gharehbaghi, Masahiro Fujita

A New Verification Method for Embedded Systems ............................ 193

Robert Thacker, Chris Myers, Kevin Jones, Scott Little

A Hierarchical Approach Towards System Level Static Timing
Verification of SoCs .......................................................... 201

Rupsa Chakraborty, Dipanwita Roy Choudhury

**Session 3.3.** Synthesis and Optimization under Reliability Constraints

Session chair: Mehdi Tahoori, Northeastern University

Timing Variation-Aware High-Level Synthesis Considering
Accurate Yield Computation .................................................. 207

Jongyoon Jung, Taewhan Kim

Fault-Tolerant Synthesis using Non-Uniform Redundancy ............... 213

Keven Woo, Matthew Guthaus

Low-Overhead Error Detection for Networks-on-Chip .................... 219

Amit Berman, Idit Keidar

Reliable 3D Stacked Power Distribution Considering Substrate Coupling . 225

Amirali Shayan Arani, Xiang Hu, A. Ege Engin, Xiaoming Chen, Mikhail Popovich, Wanping Zhang, Chung-Kuan Cheng

Interconnect Performance Corners considering Crosstalk Noise .......... 231

Ravikishore Gandikota, David Blaauw, Dennis Sylvester

**Session IV.**

**Session 4.1.** High Performance Architecture and Advanced Memory

Session chair: Sung Woo Chung, Korea University, Korea
Reducing Register File Size through Instruction Pre-Execution Enhanced by Value Prediction
Yusuke Tanaka, Hideki Ando

238

Reusing cached schedules in an out-of-order processor with in-order issue logic
Oscar Palomar, Toni Juan, Juan J. Navarro

246

3D GPU Architecture using Cache Stacking: Performance, Cost, Power and Thermal analysis
Ahmed Al Maashri, Guangyu Sun, Xiangyu Dong, Vijay Narayanan, Yuan Xie

254

Extending Data Prefetching to Cope with Context Switch Misses
Suleyman Sair, Hanyu Cui

260

The Salvage Cache: A fault-tolerant cache architecture for next-generation memory technologies
Cheng-kok Koh, Weng-Fai Wong, Yiran Chen, Hai Li

268

Session 4.2. Memory and Processors
Session chair: John Kim, Cray/Northwestern University

LRU-PEA: A Smart Replacement Policy for Non-Uniform Cache Architectures on Chip Multiprocessors
Javier Lira, Carlos Molina, Antonio González

275

Avoiding Cache Thrashing due to Private Data Placement in Last-level Cache For Manycore Scaling
Jiayuan Meng, Kevin Skadron

282

SHIELDSTRAP: Making Secure Processors Truly Secure
Siddhartha Chhabra, Brian Rogers, Yan Solihin

289

Rapid Early-Stage Microarchitecture Design Using Predictive Models
Christophe Dubach, Timothy Jones, Michael O’Boyle

297

Efficient Binary Translation System with Low Hardware Cost
Weiwu Hu, Qi Liu, Jian Wang, Songsong Cai, Menghao Su, Xiaoyu Li

305

Session 4.3. Disruptive Trends in Test and Verification (Invited)
Session chair: Rathish Jayabharathi, Intel Corporation

Defect-Based Test Optimization for Analog/RF Circuits for Near-Zero DPPM Applications (invited talk)
Sule Ozev, Ender Yilmaz

313
Iterative Built-In Testing and Tuning of Mixed-Signal/RF Systems
(invited talk) .................................................... 319
Abhijit Chatterjee

Testing Bio-chips (invited talk) .................................................... 327
Krishnendu Chakrabarty

Framework for Massively Parallel Testing at Wafer and Package Test
(invited talk) ............................................................. 328
Altg Hakan Baba, Kee Sup Kim

Online Multiple Error Detection in Crossbar Nano-architectures
(invited talk) ............................................................. 335
Navid Farazmand, Mehdi Tahoori

Best Paper Session.

Session chairs: Sofiene Tahar (Concordia University), Georgi Gaydadjiev (Delft University of Technology)

Adaptive Online Testing for Efficient Hard Fault Detection ................. 343
Shantanu Gupta, Amin Ansari, Shuguang Feng, Scott Mahlke

FinFET-based Dynamic Power Management of On-chip Interconnection
Networks through Adaptive Back-gate Biasing ............................ 350
Chan-Yi Lee, Niraj K. Jha

Analysis and Optimization of Pausible Clocking based GALS Design .... 358
Xin Fan, Milos Krstic, Eckhard Grass

Reliable Cache Design with Detection of Gate Oxide Breakdown Using
BIST ................................................................. 366
Fahad Ahmed, Linda Milor

Session V.

Session 5.1. Logic and Memory Design
Session chair: Amy Novak, AMD

Efficient Architectures for Elliptic Curve Cryptographic Processors for
RFID ................................................................. 372
Lawrence Leinweber, Christos Papachristou, Francis G. Wolff

Multiplier-less and Table-less Linear Approximation for Square and
Square-root .......................................................... 378
In-Cheol Park, Tae-Hwan Kim
On improving the algorithmic robustness of a low-power FIR filter

Sourabh Khire, Saibal Mukhopadhyay

384

Pragmatic Design of Gated-diode FinFET DRAMs

Ajay Bhoj, Niraj Jha

390

Empirical Performance Models for 3T1D Memories

Kristen Lovin, Benjamin Lee, Xiaoyao Liang, David Brooks, Gu-Yeon Wei

398

Session 5.2. Application-optimized Systems
Session chair: Pradip Bose, IBM

ColSpace: Towards Algorithm/Implementation Co-Optimization

Jiawei Huang, John Lach

404

A Novel SoC Architecture on FPGA for Ultra Fast Face Detection

Chun He, Alexandros Papakonstantinou, Deming Chen

412

Accelerating Mobile Augmented Reality on a Handheld Platform

Seung eEun Lee, Yong Zhang, Zhen Fang, Sadagopan Srinivasan, Ravi Iyer, Donald Newell

419

Session VI.

Session 6.1. Novel Approaches to Synthesis and Simulation
Session chair: Masahiro Fujita, University of Tokyo

Optical Lithography Simulation using Wavelet Transform

Rance Rodrigues, Aswin Sreedhar, Sandip Kundu

427

Computational Bit-width Allocation for Operations in Vector Calculus

Adam Kinsman, Nicola Nicolici

433

Topology-Driven Cell Layout Migration with Collinear Constraints

De-Shiun Fu, Ying-Zhih Chaung, Yen-Hung Lin, Yih-Lang Li

439

A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips

Tsung-Wei Huang, Tsung-Yi Ho

445

Accurate Estimation of Vector Dependent Leakage Power in the Presence of Process Variations

Romana Fernandes, Ranga Vemuri

451
Session 6.2. System Level Influence on Architecture
Session chair: Hai Li, Polytechnic Institute of NYU

Code Density Concerns for New Architectures ....................... 459
  Vincent Weaver, Sally McKee

Performance Analysis of Decimal Floating-Point Libraries and Its
Impact on Decimal Hardware and Software Solutions ............... 465
  Michael J Anderson, Chuck Tsen, Liang-Kai Wang, Katherine Compton, Michael J Schulte

The Impact of Liquid Cooling on 3D Multi-Core Processors .......... 472
  Hyung Beom Jang, Ikroh Yoon, Cheol Hong Kim, Seungwon Shin, Sung Woo Chung

Intra-Vector SIMD Instructions for Core Specialization .......... 479
  Cor Meenderinck, Ben Juurlink

A High Throughput FFT Processor with no Multipliers .............. 485
  Shakeel Syed Abdulla, Nam Haewoon, Mark McDermott, Jacob Abraham

---

Session 6.3. Low Voltage and Low Power
Session chair: Lars Svensson, Chalmers

Panoptic DVS: A Fine-Grained Dynamic Voltage Scaling
Framework for Energy Scalable CMOS Design ....................... 491
  Mateja Putic, Liang Di, Benton H. Calhoun, John C. Lach

3D Simulation and Analysis of the Radiation Tolerance of Voltage
Scaled Digital Circuits ........................................... 498
  Rajesh Garg, Sunil Khatri

A Radiation Tolerant Phase Locked Loop Design for Digital Electronics .... 505
  Rajesh Kumar, Vinay Karkala, Rajesh Garg, Tanuj Jindal, Sunil Khatri

A PLL Design based on a Standing Wave Resonant Oscillator .......... 511
  Vinay Karkala, Kalyana Bollapalli, Rajesh Garg, Sunil Khatri

Mid-range Wireless Energy Transfer Using Inductive Resonance for
Wireless Sensors .................................................. 517
  Bozena Kaminska, Shahrazad Jalali Mazlouman, Alireza Mahanfar

A Technology-Agnostic Simulation Environment (TASE) for Iterative
Custom IC Design Across Processes ............................... 523
  Satyanand Nalam, Mudit Bhargava, Kyle Ringgenberg, Ken Mai, Benton Calhoun

Author index