2010 IEEE Workshop on Microelectronics and Electron Devices

(WMED 2010)

Boise, Idaho, USA
16 April 2010
# 2010 IEEE WMED – Table of Contents

Welcome to the 2010 IEEE WMED  
2010 IEEE WMED Management Committee  
WMED-2010 Technical Program  
WMED 2010 Contributed Talks:

## Keynote and Invited Speakers Session

CeNSE: The Central Nervous System for the Earth ................................................................. 3  
Peter G. Hartwell, Hewlett-Packard Laboratories  
Challenges and Innovations in Nano-CMOS Transistor Scaling .................................................. 4  
Tahir Ghani, Intel Corporation  
Challenges and Opportunities Moving from 2D Chips to 3D Chips ........................................... 5  
James Jian-Qiang Lu, Rensselaer Polytechnic Institute  
Hydrogenated Silicon (Si:H) Thin Film Solar Cells ................................................................. 6  
C.R. Wronski, Pennsylvania State University  
Carbon based Nanomaterials as Interconnects and Passives for Next-Generation VLSI and 3-D ICs ........................................................................ 7  
Kaustav Banerjee, University of California, Santa Barbara  
Practical Semiconductor Reliability ........................................................................................................ 8  
Todd Marquart, Micron Technology

## Technical Presentations

### Process and Devices Session

Modified Floating Gate and IPD Profile for Better Cell Performance of  
Sub-50nm NAND Flash Memory ........................................................................................................... 11  
Jennifer Lequn Liu, Fernando Gonzalez, Y. Jeff Hu, Micron Technology, Inc.; Jixin Yu, Charan Srinivasan, and Ervin Hill, Intel Corporation  
Study of Carrier Mobility of Low-Energy, High-Dose Ion Implantations using Continuous  
Anodic Oxidation Technique/Differential Hall Effect (CAOT/DHE) Measurements ...................................... 15  
Shu Quin, Y. Jeff Hu, Allen McTeer, Micron Technology, Inc.; Si Prussin, and Jason Reyes, University of Los Angeles  
Discrete Test Structure Device Degradation Analysis and Correlation to NAND  
Flash Circuit Operation ..................................................................................................................... 19  
Jasper Gibbons, Puneet Sharma, Steve Porter, Jim Fulford, Praveen Vaidyanathan, Sheryll De Guzman, Pratap Murali, and Ken Marr, Micron Technology, Inc.  
A Comprehensive Study on Nanomechanical Properties of Various SiO2-based Dielectric Films .................. 22  
Guohua Wei, Song Varghese, Kevin Beaman, Irina Vasilyeva, Tom Mendiola, Andrew Carswell, David Fillmore, and Shifeng Lu, Micron Technology, Inc.  
A Novel Depletion Mode High Voltage Isolation Device ........................................................................ 26  
Vladimir Mikhailiev, and Michael Smith, Micron Technology, Inc.  
Fullband Study of Ultra-scaled Electron and Hole SiGe Nanowire FETs ................................................ 29  
Abhijeet Paul, Saumitra Mehrotra, Mathieu Luisier, and Gerhard Klimeck, Purdue University

### Circuits Session

Continuous-Time/Discrete-Time (CT/DT) Cascaded Sigma-Delta Modulator for  
High Resolution and Wideband Applications ..................................................................................... 33  
Ali Mesgarani, University of Idaho; Khosrow H. Sadeghi, Sharif University of Technology; and Suat U. Ay, University of Idaho  
All Digital Multiplying DLL Using Precision Digital Delay Line as DCO ................................................ 37  
Seong-Hoon Lee, Micron Technology, Inc.
Main Memory with Proximity Communication, A Wide I/O DRAM Architecture .................................................. 40
Qawi Harvard, R. Jacob Baker, Boise State University; and Robert Drost, Sun Microsystems Laboratory

A Low Noise Low Power DC Coupled Sensor Amplifier with Offset Cancellation ................................................ 44
Hari Krishnan Krishnamurthy, Dirk Robinson, Dave M. Rector, and George S. La Rue,
Washington State University

Integration of a New Column-Parallel ADC Technology on CMOS Image Sensor ................................................. 48
Fan Z. Nelson, and Suet U. Ay, University of Idaho

Gain Error Correction for CMOS Image Sensor using Delta-Sigma Modulation ..................................................... 52
Kuangming Yap, and R. Jacob Baker, Boise State University

Poster Presentations and Abstracts ............................................................................................................................ 57

Advanced Call for Papers – WMED 2011 .................................................................................................................. 59