2010 International Workshop on Junction Technology Extended Abstracts

(IWJT 2010)

Shanghai, China
10-11 May 2010
**Contents**

**Plenary**

K1  **Device performance and yield - A new focus for ion implantation (Keynote)**
Anthony Renau
Varian Semiconductor Equipment Associates, Gloucester, USA

K2  **Technology Options for 22nm and Beyond (Keynote)**
Kelin J. Kuhn, Mark Y. Liu and Harold Kennel
Intel Corporation, U.S.A.

**Annealing Technology**

1.1  **Sub-20 nm abrupt USJ formation with long ms-flash with sub-2 nm dopant motion control (Invited)**
IBM Research Division, T.J. Watson Research Center, USA
*IBM Fishkill, USA, **IBM Research at Albany Nanotech., USA

1.2  **Dual Beam Laser Spike Annealing Technology (Invited)**
Yun Wang, Shaoyin Chen, Michael Shen, Xiaoru Wang, Senquan Zhou, Jeff Hebb, David Owen
Ultratech Inc., USA

1.3  **Advanced Flash Lamp Annealing technology for 22nm and further device (Invited)**
Hiroki Kiyama, Shinichi Kato1, Takayuki Aoyama1, Takashi Onizawa1, Kazuto Ikeda1, Hideki Kondo, Kazuyuki Hashimoto, Hiroshi Murakawa, Toru Kuroiwa
DAINIPPON SCREEN mfg. co.;ltd. Semiconductor Equipment Company, Japan; ' Semiconductor Leading Edge Technologies Inc. (Selete), Japan

1.4  **Millisecond Annealing Induced by Atmospheric Pressure Thermal Plasma Jet Irradiation and Its Application to Ultra Shallow Junction Formation (Invited)**
Seiichiro Higashi
Graduate School of Advanced Sciences of Matter, Hiroshima University

1.5  **Millisecond Anneal for Ultra-Shallow Junction Applications (Invited)**
Jiong-Ping Lu, Yonggen He, and Yong Chen
Semiconductor Manufacturing International Corporation, China

1.6  **A Defect Behavior in Boron Shallow Junction Formation of Si under Low-Temperature Pre-Anneal and Non-Melt-Laser Anneal.**
Suhei Hara1, Yusuke Shigenaga1, Satoru Matsumoto1, Genshu Fuse2 and Susumu Sakuragi3
1Keio University, Japan; 2 SEN Corporation, Japan; 3Sumitomo Heavy Industries Ltd., Japan
1.7 Flexibly-Shaped-Pulse Flash Lamp Annealing with Assisted Temperature Control (FSP-FLAplus) to Realize a Wide Range of Annealing Conditions
Shinichi Kato, Takashi Onizawa, Takayuki Aoyama, Kazuto Ikeda and Yuzuru Ohji
Semiconductor Leading Edge Technologies, Inc.(Selete), Japan

Silicide and Schottky S/D MOSFET

2.1 Substrate doping induced hole barrier lowering in PtSi/n-Si Schottky diode and its implication to PtSi Source/Drain SBFETs (Invited)
HongYu Yu
Nanyang Technological University, Singapore

2.2 Formation and Characterization of Ultra-Thin Ni Silicides on Strained and Unstrained Silicon (Invited)
L. Knoll1, Q.T. Zhao1, S. Habicht1, C. Urban1, K. K. Bourdelle2 and S. Mantl1
1Institute of Bio- and Nanosystems (IBN1-IT), Germany; 2SOITEC, France.

2.3 Advanced Source/Drain Technologies for Parasitic Resistance Reduction (Invited)
Yee-Chia Yeo
National University of Singapore (NUS), Singapore.

2.4 Er Inserted Ni Silicide Metal Source/Drain for Schottky MOSFETs (Invited)
Parhat Ahmet1, Wataru Hosoda1, Kohei Noguchi1, Yoshihisa Ohishi1, Kuniyuki Kakushima2, Kazuo Tsutsui2, Hiroshi Iwai1
1,2Tokyo Institute of Technology, Japan

2.5 Metallic Source and Drain Module for FDSOI MOSFETs Applications (Invited)
V. Carron1, F. Nemouchi1, Y. Morand2, T. Poiroux1, L. Hutin1, M. Vinet1, T. Billon1, O. Faynot1
1,2CEA-LETI/Minatec, France; 3STMicroelectronics, France

2.6 Effective Approaches to Prevent Ambient Contaminations Impact on the Cobalt Salicide Process
Kun-Gui1,2, Paul-Chang Lin2, Dong Ouyang2, Ji-Wei Zhang2, Cheng Xing2
1. Shanghai Jiao Tong University, China; 2SMIC, China

2.7 Epitaxial NiSi2 Source and Drain Technology for Atomic-Scale Junction Control in Silicon Nanowire MOSFETs
Shinji Migita, Yukinori Morita, Wataru Mizubayashi, and Hiroyuki Ota
National Institute of Advanced Industrial Science and Technology, Japan

2.8 Proposal of a New Electronic Structure Model of Ohmic Contacts for the Future Metallic Source and Drain
Yukihiro Takada1, Masakazu Muraguchi2, Tetsuo Endoh2, Shintaro Nomura1, Kenji Shiraishi1
1University of Tsukuba, Japan; 2Tohoku University, Japan

2.10 Study on Palladium Germanide on Ge-on-Si substrate for Nanoscale Ge Channel Schottky Barrier MOSFETs
Se-Kyung Oh, Ying-Ying Zhang, Hong-Sik Shin, In-Shik Han, Hyuk-Min Kwon, Byoung-Soek Park, Sang-Uk Park, Jung-Deuk Bok, Ga-Won Lee, Jin-Suk Wang, and Hi-Deok Lee
Chungnam National University, Korea
Schottky Barrier Height Modulation with Aluminum Segregation and Pulsed Laser Anneal: A Route for Contact Resistance Reduction

Shao-Ming Koh,1 Chee-Mang Ng,2 Pan Liu2 Zhi-Qiang Mo,3 Hongyu Zheng,3 Zhi-Yong Zhao,4 Naushad Variam,4 Todd Henry,4 Yuri Erokhin,4 Ganesh S. Samudra,1 and Yee-Chia Yeo.1
1 National University of Singapore, Singapore; 2 GLOBALFOUNDRIES Singapore Pte Ltd, Singapore; 3 Singapore Institute of Manufacturing Technology, Singapore.; 4 Varian Semiconductor, USA.

Doping Technology

Evaluation by Spectroscopic Ellipsometry of Si amorphized layer thickness after implantation and solid phase re-growth at low annealing temperatures (Invited)

Panasonic Corporation, Japan; 1 Semiconductor Company, Panasonic Corporation; 2 Panasonic Semiconductor Engineering Co., Ltd.; 3 Kobe University; 4 National Institute of Advanced Industrial Science and Technology (AIST); 5 SEN Corporation, Japan

Contribution of Carbon to Growth of Strained Silicon, Dopant Activation and Diffusion in Silicon (Invited)

Hiroshi Itokawa
Toshiba Corporation, Japan

Advances in Molecular Implant Technology (Invited)

Wade Krull
SemEquip, Inc., USA

Suppression of Phosphorus diffusion using cluster Carbon co-implantation

Tsutomu Nagayama¹, Hiroshi Onoda¹, Masayasu Tanjiyo¹, Nariaki Hamamoto¹, Sei Umisedo¹, Yuji Koga¹, Noriaki Maehara¹, Yasunori Kawamura¹, Yoshiki Nakashima¹, Yoshikazu Hashino¹, Masahiro Hashimoto¹, Hideki Yoshimi¹, Shinichi Sezaki¹, Nobuo Nagai¹
¹ Nissin Ion Equipment Co. Ltd., Japan

Improvement of Productivity by Cluster Ion Implanter: CLARIS

Masayasu Tanjiyo¹, Nariaki Hamamoto¹, Sei Umisedo¹, Yuji Koga¹, Hideyasu Une¹, Noriaki Maehara¹, Yasunori Kawamura¹, Yoshiki Hashino¹, Yoshiaki Nakashima¹, Masahiro Hashimoto¹, Tsutomu Nagayama¹, Hiroshi Onoda¹, Nobuo Nagai¹, Tom N. Horsky², Sami K. Hahto², and Dale C. Jacobson²
¹ Nissin Ion Equipment Co., Ltd., Japan; ² SemEquip Inc., USA

MD simulation of small boron cluster implantation

Takaaki Aoki, Toshio Seki and Jiro Matsuo
Kyoto University, Japan

Sidewall resistance reduction for FinFETs by B2H6/Helium Self-Regulatory Plasma Doping Process

Yuichiro Sasaki
Ultimate Junction Technologies Inc., Japan
3.8 Deep p+ junctions formed by drive-in from pure boron depositions
P. Maleki1, T.L.M. Scholtes, M. Popadić, F. Sarubbi, G. Lorito, S. Milosavljevic, W.B. de Boer, and L.K. Nanver
Delft University of Technology, The Netherlands

Junction for MOS devices

4.1 Advanced Junction Formation for Sub-32nm Logic Devices (Invited)
Sadanand V. Deshpande1, Ahmet Ozcan1, Donald Wall1, Eunha Kim2, Oleg Gluschenkov1
1IBM Semiconductor Research and Development Center, USA; 2GLOBALFOUNDARIES, USA.

4.2 Carbon Nanotube Thin Film Transistor Devices (Invited)
J. Wei1,2, C. W. Lee3 and L. J. Li3
1 Singapore Institute of Manufacturing Technology, Singapore; 2 Tianjin University of Technology, China; 3 Nanyang Technological University, Singapore

4.3 Advanced Techniques for Achieving Ultra-Shallow Junctions in Future CMOS Devices (Invited)
Joel Barnett, Richard Hill, Wei-Yip Loh, Chris Hobbs, Prashant Majhi and Raj Jammy
SEmatech, USA

K. Uejima, K. Yako*, T. Yamamoto*, N. Ikarashi, S. Shishiguchi, T. Hase and M. Hane*
Renesas Electronics Corporation; *Renesas Electronics America, Inc.

4.6 Performance Estimations of Gate-All-Around Silicon Nanowire FETs with Asymmetric Barrier Heights at Source/Drain
Jing Pu, Lei Sun and Ru-Qi Han
Peking University, China

4.7 Causes of Asymmetry in Graphene Transfer Characteristics
Shouheng Xu, Qing Zhang
Nanyang Technological University, Singapore

Characterization for Shallow Junction

5.1 Vacancy-Type Defects in Ultra-Shallow Junctions Fabricated Using Plasma Doping Studied by Positron Annihilation (Invited)
Akira Uedono1, Kazuo Tsutsui2, Shoji Ishibashi3, Hiromichi Watanabe1, Shoji Kubota1, Kazuki Tenjinbayashi1, Yasumas Nakagawa2, Bunji Mizuno3, Takeo Hattori3, and Hiroshi Iwai5
1University of Tsukuba, Japan; 2Tokyo Institute of Technology, Japan; 3National Institute of Advanced Industrial Science and Technology, Japan; 4Ultimate Junction Technologies Inc., Japan; 5Tokyo Institute of Technology, Japan
5.2 High-resolution and Site-specific SSRM on S/D Engineering (Invited)
Toshiba Corporation, Japan; 1 Center for Semiconductor Research and Development, Japan; 2 Semiconductor Company, Japan

5.3 Two-Dimensional Cross-Sectional Doping Profiling of Boron-Based Low Energy High Dose Ion Implantations Using Electron Holography Technique (Invited)
Shu Qin, Zhouguang Wang, Du Li, Y. Jeff Hu, Allen McTeer, Rob Burke, Jaydip Guha
Micron Technology Inc., USA

5.4 Laser Spike Anneal Macro & Micro Non-uniformity Investigation Using Modulated Optical Reflectance and Four-Point-Probe
Yonggen He, Yong Chen, Guobin Yu, Albert Hong, Jiong-Ping Lu, Xianghua Liu, Lu Yu, Yue Chen
1 Semiconductor Manufacturing International Corporation, China; 2 KLA-Tencor Semiconductor Equipment Technology (Shanghai) Co., Ltd., China

5.5 Carrier Activation in Cluster Boron implanted Si
1 Nissin Ion Equipment Co., Ltd., Japan; 2 University of California Los Angeles, USA

5.6 Depth Profiling of Chemical Bonding States of Impurity Atoms and Their Correlation with Electrical Activity in Si Shallow Junctions
Kazuo Tsutsui, Norifumi Hoshino, Yasumasa Nakagawa, Masaoki Tanaka, Hiroshi Nohira, Kuniyuki Kakushima, Parhat Ahem, Yuichiro Sasaki, Bunji Mizuno, Takeo Hattori, Hiroshi Iwai
1 Tokyo Institute of Technology, Japan; 2 Tokyo City University, Japan; 3 Tokyo Institute of Technology, Japan; 4 Ultimate Junction Technologies Inc., Japan

Other Junction Related Technologies

6.1 A Simulation Study of SOI RESURF Junctions for HV LDMOS (>600V)
Yanying Wang, Dong Zhang, Yuqiang Lv, Dawei Gong, Kai Shao, Zhongjian Wang, Dawei He, Xinhong Cheng
1 Advanced Semiconductor Manufacturing Corporation Limited, China; 2 Shanghai Institute of Microsystem and Information Technology, China.

6.2 Improved Radiation Response of PDSOI LBBC BUSFET
Jin-Shun Bi, Chao-He Hai and Zheng-Sheng Han
Institute of Microelectronics of Chinese Science Academy, China

6.3 Improved electrochemical etching for the formation of 3D p-n junction
Jing Shi, Pengliang Ci, Fei Wang, Huayan Zhang and Lianwei Wang
East China Normal University, China
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Authors</th>
<th>Institution(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.4</td>
<td>Application of Coherent Resonant Tunnelling Theory in GaAs RTD Fabrication</td>
<td>Yibin Wu, Ruixia Yang, Kewu Yang, Yaohui Shang, Xiazheng Bu, Chenliang Niu, Hui Zhao, Jianfeng Wang</td>
<td>1 National Key Laboratory of ASIC, China; 2 Hebei University of Technology, China</td>
</tr>
<tr>
<td>6.5</td>
<td>Design and Application of the High-Voltage Ultra-Shallow Junction PJFET</td>
<td>Zhikuan Wang, Zhaohuan Tang, Yong Liu, Guohua Shui, Hongqi Ou, Yonghui Yang</td>
<td>1 Sichuan Institute of Solid-State Circuits, China; 2 National Laboratory of Analog ICs, China</td>
</tr>
<tr>
<td>6.6</td>
<td>Preliminary Research of Standard for Electrostatic Discharge Test Method for LED Chips</td>
<td>Yanwei, Yuanchen, Wangchang, Zhoujin</td>
<td>1 Peking University, China; 2 Shanghai Institute of Foreign Trade, China</td>
</tr>
<tr>
<td>6.7</td>
<td>Enhanced Thermal Measurements of High Power LEDs by Junction Characteristic</td>
<td>Chenning Ge, Shiwei Feng, Guangchen Zhang, Kaikai Ding, Peifeng Hu, Haitao Deng</td>
<td>Beijing University of Technology, China</td>
</tr>
<tr>
<td>6.8</td>
<td>Optimum Design Methodology for Thermally Stable Multi-finger Power SiGe HBTs</td>
<td>D. Y. Jin, W. R. Zhang, B. L. Guan, N. Chen, N. Hu, Y. Xiao, R. Q. Wang</td>
<td>Beijing University of Technology, China</td>
</tr>
<tr>
<td>6.10</td>
<td>Grain Boundary Barrier Height and Threshold Voltage Model of Polycrystalline Silicon Thin Film Transistors</td>
<td>Hongyu He, Xueren Zheng</td>
<td>1 South China University of Technology, China; 2 Guangdong University of Technology, China</td>
</tr>
<tr>
<td>6.11</td>
<td>The Effects of a Deep N-well Junction on RF Circuit Performance</td>
<td>Song Ye, Jun Li</td>
<td>1 Chengdu University of Information Technology, China; 2 Rfinics Electronics Ltd., China</td>
</tr>
<tr>
<td>6.12</td>
<td>Heterojunction Fabricated by Deposition of ZnO Films on Boron-doped Nanocrystalline Diamond Film</td>
<td>Jian Huang, Linjun Wang, Ke Tang, Run Xu, Jijun Zhang, Yiben Xia, Xionggang Lu</td>
<td>Shanghai University, China</td>
</tr>
<tr>
<td>6.13</td>
<td>Electrical and structural properties of Al-doped ZnO films</td>
<td>Ke Tang, Linjun Wang, Jian Huang, Jijun Zhang, Weimin Shi, Yiben Xia</td>
<td>Shanghai University, China</td>
</tr>
<tr>
<td>6.14</td>
<td>Carbon Incorporation into Substitutional Silicon Site by Carbon Cryo Ion Implantation and Metastable Recrystallization Annealing as Stress Technique in n-Metal-Oxide-Semiconductor Field-Effect Transistor</td>
<td>Hiroshi Itoikawa, Kiyotaka Miyano, Yusuke Oshiki, Hiroyuki Onoda, Masahito Nishigoori, Ichiro Mizushima, and Kyoichi Suguro</td>
<td>Toshiba Corporation, Japan</td>
</tr>
<tr>
<td>6.15</td>
<td>An Analytical Model for the Subthreshold Swing of Double-Gate MOSFETs</td>
<td>Zhihao Ding, Guangxi Hu, Jinglun Gu, Ran Liu, Lingli Wang, and Tingao Tang</td>
<td>Fudan University, China</td>
</tr>
</tbody>
</table>
6.16 Multi-Reversed-Junction LDMOST with Very High Breakdown Voltage per Unit Length
Jianbing Cheng$^1$, Bo Zhang$^2$, Zhaoji Li$^2$, Yufeng Guo$^1$, and Shujuan Yu$^1$
$^1$Nanjing University of Posts and Telecommunications, China; $^2$University of Electronic Science and Technology of China, China

6.17 Physical and Electrical Characterization of Junction between Single-Layer Graphene (SLG) and Ti Prepared by Various Processes
W. J. Liu$^1$, H.Y. Yu$^1$, B. K. Tay$^1$, S.H.Xu$^1$, Y. Y. Wang$^2$, H. L. Hu$^2$, Z. X. Shen$^2$, J. Wei$^3$, M. F. Li$^4$
$^{1,2}$Nanyang Technological University, Singapore; $^2$Singapore Institute of Manufacturing Technology, Singapore; $^3$Fudan University, China

6.18 A Highly Scalable Π-Shaped Source/Drain Quasi-SOI MOS Transistor
Yi-Chuen Eng, Jyi-Tsong Lin, Yi-Hsuan Fan, Yu-Che Chang, Kuan-Yu Lu, Cheng-Hsien Chen, and Chih-Hsuan Tai
National Sun Yat-Sen University, Taiwan, China

6.19 A Simulation Study of a Novel Dual-Channel Body-Tied MOSFET
Yi-Hsuan Fan, Jyi-Tsong Lin, Yi Chuen Eng, Yu-Che Chang, Cheng-Hsin Chen, Kuan-Yu Lu and Chih-Hsuan Tai
National Sun Yat-Sen University, Taiwan, China

6.20 Nickel Silicide Formation on Si(110) Substrate
Xiao Guo, Xiao-Rong Wang, Yu-Long Jiang, Guo-Ping Ru, and Bing-Zong Li
Fudan University, China

6.21 Characterization of a Body-Tied Vertical MOSFET
Kuan-Yu Lu, Jyi-Tsong Lin, Yi-Chuen Eng, Chih-Hsuan Tai, Cheng-Hsin Chen, Yu-Che Chang, and Yi-Hsuan Fan
National Sun Yat-Sen University, Taiwan, China

6.22 Advanced Boron-Based Ultra-Low Energy Doping Techniques on Ultra-Shallow Junction Fabrications
Shu Qin, Y. Jeff Hu, and Allen McTeer
Micron Technology, Inc., USA

Author Index