2010 International Conference on Embedded Computer Systems

(SAMOS 2010)

Samos, Greece
19 – 22 July 2010
# Table of Contents

## Keynotes

- Technologies for Reducing Power
  - Trevor Mudge

- VLSI Challenges to more Energy Efficient Devices
  - Tawfik Arabi

## Simulation and Modeling

- Cycle-Accurate Performance Modelling in an Ultra-Fast Just-In-Time Dynamic Binary Translation Instruction Set Simulator
  - Igor Böhm, Björn Franke, and Nigel Topham

- A Trace-based Scenario Database for High-level Simulation of Multimedia MP-SoCs
  - Peter van Stralen and Andy D. Pimentel

- A Library of Dual-Clock FIFOs for Cost-Effective and Flexible MPSoCs Design
  - Alessandro Strano, Daniele Ludovici, and Davide Bertozzi

- Transparent Sampling
  - Taj Muhammad Khan, Daniel Gracia-Pérez, and Olivier Temam

## Network Processing

- Design of a Flexible High-speed FPGA-based Flow Monitor for Next Generation Networks

- A Fully Programmable FSM-based Processing Engine for Gigabytes/s Header Parsing
  - Konstantin Septinus, Peter Pirsch, Holger Blume, and Ulrich Mayer

- Empirical Evaluation of Data Transformations for Network Infrastructure Applications
  - Damon Fenacci and Björn Franke

- Design Environment for the Support of Configurable Network Interfaces in NoC-based Platforms
  - Amin El Mrabti, Frédéric Rousseau, Frédéric Pétrot, Jérôme Martin, Romain Lemaire, and Emmanuel Vaumonin
An Efficient Realization of Forward Integer Transform in H.264/AVC Intra-frame Encoder
Muhammad Nadeem, Stephan Wong, and Georgi Kuzmanov

SIMD Performance in Software Based Mobile Video Coding
Tero Rintaluoma and Olli Silvén

Fast Huffman Decoding by Exploiting Data Level Parallelism
Tim Drijvers, Carlos Alba Pinto, Henk Corporaal, Bart Mesman, and Gert-Jan van den Braak

Christian Banz, Sebastian Hesselbarth, Holger Flatt, Holger Blume, and Peter Pirsch

Custom Multi-Threaded Dynamic Memory Management for Multiprocessor System-on-Chip Platforms
Sotirios Xydis, Alexandros Bartzas, Iruklis Anagnostopoulos, Dimitrios Soudris, and Kiamal Pekmestzi

Power Aware Heterogeneous MPSoC with Dynamic Task Scheduling and Increased Data Locality for Multiple Applications
Oliver Arnold and Gerhard Fettweis

A System-Level Synthesis Approach from Formal Application Models to Generic Bus-Based MPSoCs
Jens Gladigau, Andreas Gerstlauer, Christian Haubelt, Martin Streubühr, and Jürgen Teich

ImpBench Revisited: An Extended Characterization of Implant-Processor Benchmarks
Christos Strydis, Dhara Dave, and Georgi N. Gaydadjiev

Efficient Static Buffering to Guarantee Throughput-Optimal FPGA Implementation of Synchronous Dataflow Graphs
Hojin Kee, Shwra Bhattacharyya, and Jacob Kornerup

Compositional Timing Analysis
Amine Marref

Programming Multi-core Architectures Using Data-Flow Techniques
Samer Arandi and Paraskevas Evripidou

CLI-Based Compilation Flows for the C Language
Erven Rohou, Andrea C. Ornstein, and Marco Cornero

Design Space Exploration of Instruction Set Customizable MPSoCs for Multimedia Applications
Unmesh D. Bordoloi, Huynh Phung Huynh, Tulika Mitra, and Samarjit Chakraborty
Network-On-Chip Interconnects

Enhancements for Variable N-point Streaming FFT/IFFT on REDEFINE, a Runtime Reconfigurable Architecture ........................................................................................................... 178

N.Thambi Prashank, M. Prasadarao, Avinava Dutta, Keshavan Varadarajan, Mythri Alle, and Soumitra Kumar Nandy

On-chip Network Interfaces supporting automatic burst write creation, posted writes and read prefetch . . 185

Radu Stefan, Jason de Windt, and Kees Goossens

Monitor-Adapter Coupling for NOC Performance Tuning ................................................................. 193

Débora Matos, Caroline Concatto, Anelise Kologeski, Luigi Carro, Fernanda Kastensmidt, Altamiro Susin, and Mário Kreutz

Compiler Techniques

Compile-time GPU Memory Access Optimizations ................................................................................. 200

Gert-Jan van den Braak, Bart Mesman, and Henk Corporaal

Code Generation for a Novel STA Architecture by Using Post-Processing Backend ......................... 208

Xiaoyan Jia and Gerhard Fettweis

Accelerating High-Level Engineering Computations by Automatic Compilation of Geometric Algebra to Hardware Accelerators ............................................................................ 216

Jens Huthmann, Peter Müller, Florian Stock, Dietmar Hildenbrand, and Andreas Koch

OpenCL-based Design Methodology for Application-Specific Processors ........................................... 223

Pekka Jääskeläinen, Carlos S. de la Lama, Pablo Huerta, and Jarmo Takala

Micro-Architecture

LV*: A Low Complexity Lazy Versioning HTM Infrastructure .............................................................. 231

Anurag Negi, MM Waliullah, and Per Stenström

A Polymorphic Register File for Matrix Operations ............................................................................ 241

Cătălin Ciobanu, Georgi Kuzmanov, Georgi Gaydadjiev, and Alex Ramirez

Interleaving Granularity on High Bandwidth Memory Architecture for CMPs ................................ 250

Felipe Cabarcas, Alejandro Rico, Yoav Etsion, and Alex Ramirez

Automatic Port and Bus Sizing in NoGAP ........................................................................................... 258

Per Karlström, Wenbiao Zhou, and Dake Liu

Design Space Exploration

Design Space Exploration of Systolic Realization of QR Factorization on a Runtime Reconfigurable Platform .................................................................................................................. 265

Prasenjit Biswas, Keshavan Varadarajan, Mythri Alle, and Soumitra Kumar Nandy

Energy-Aware Design Space Exploration of RegisterFile for Extensible Processors .......................... 273

Amir Yazdanbakhsh, Mehdi Kamal, Mostafa E. Salehi, Hamid Noori, and Sied Mehdi Fakhraie

Exploring the Unified Design-Space of Custom-Instruction Selection and Resource Sharing ............ 282

Marcela Zuluaga and Nigel Topham
Introduction to the Special Session on Software Defined Radio (SDR) and Cognitive Radio (CR) ................................................. 292

John Glossner

A GPU Implementation for two MIMOOFDM Detectors ................................................................. 293

Teemu Nyländen, Janne Janhunen, Olli Silvén, and Markku Juntti

CORDIC-Based LMMSE Equalizer for Software Defined Radio ...................................................... 301

Murugappan Senthilvelan, Javier Hormigo, Joon Hwa Chun, Mihai Sima, Daniel Iancu, Michael Schulte, and John Glossner

On the Scalability of SIMD Processing for Software Defined Radio Algorithms ............................. 309

Peter Westermann and Hartmut Schröder

SDR Platform for 802.11n and 3-GPP LTE .................................................................................. 318

Jeroen Declerck, Praveen Raghavan, Frederik Naessens, Tom Vander Aa, Lieven Hollevoet, Antoine Dejonghe, and Liesbet Van der Perre

ARAL-CR: An Adaptive Reasoning and Learning Cognitive Radio Platform ................................ 324

Sao-Jie Chen, Pao-Ann Hsiung, Chu Yu, Mao-Hsu Yen, Sakir Sezer, Michael Schulte, and Yu-Hen Hu

Special Session on Multicore Architectures for Embedded Systems .............................................. 332

Introduction to the Special Session on Multicore Architectures for Embedded Systems ................. 332

Luigi Carro and Stephan Wong

Exploration Framework for Run-Time Resource Management of Embedded Multi-Core Platforms ........ 333

Ch. Ykman-Couvreur

Towards Scalable I/O on a Many-core Architecture ........................................................................ 341

Michael A. Hicks, Hicks Michiel, W. van Tol, and Chris R. Jesshope

Embedded Multicore Architectures for LDPC Decoding ................................................................. 349

Gabriel Falcao, Leonel Sousa, and Vitor Silva

Message Passing Interface Support for the Runtime Adaptive Multi-Processor System-on-Chip RAMPSoC 357

Diana Göhringer, Michael Hubner, Laure Hugot-Derville, and Jürgen Becker

Designing and Validating Access Policies to Reconfigurable Resources in Multiprocessor Systems on Chip 365

Fabio Arlati, Francesco Bruschi, and Donatella Sciuto

Identifying Communication Models in Process Networks derived from Weakly Dynamic Programs ........ 372

Dmitry Nadezhkin and Todor Stefanov

Author Index ................................................................................................................................. 380