# TABLE OF CONTENTS

## Session 1-A

**Fast and Accurate System Estimation, Evaluation, and Optimization**  
**Moderators:** Hao Yu – Nanyang Technological Univ.  
Sung Kyu Lim – Georgia Institute of Technology

1-A.1 **Fidelity Metrics for Estimation Models** ................................................................. 1  
Haris Javaid, Aleksander Ignjatovic, Sri Parameswaran

1-A.2 **Fast Performance Evaluation of Fixed-Point Systems with Un-Smooth Operators** ................. 9  
Karthick Parashar, Daniel Menard, Romuald Rocher, Olivier Sentieys,  
David Novo, Francky Catthoor

1-A.3 **Variation-Aware Layout-Driven Scheduling for Performance Yield Optimization** .................... 17  
Gregory Lucas, Deming Chen

## Session 1-B

**Manufacturing-Aware Design**  
**Moderator:** Azadeh Davoodi – Univ. of Wisconsin

1-B.1 **Analysis and Optimization of SRAM Robustness for Double Patterning Lithography** ............. 25  
Vivek Joshi, Kanak Agarwal, David Blaauw, Dennis Sylvester

1-B.2 **WISDOM: Wire Spreading Enhanced Decomposition of Masks in Double Patterning Lithography** ................................................................. 32  
Kun Yuan, David Pan

1-B.3 **Maximum-Information Storage System: Concept, Implementation and Application** .................. 39  
Xin Li

1-B.4 **Multi-Wafer Virtual Probe: Minimum-Cost Variation Characterization by Exploring Wafer-to-Wafer Correlation** ................................................................. 47  
Wangyang Zhang, Xin Li, Emrah Acar, Frank Liu, Rob Rutenbar

## Session 1-C

**Analog and Mixed Signal Verification and Optimization**  
**Moderator:** L. Miguel Silveira – Cadence Research Labs, INESC-ID/IST - TU Lisbon

1-C.1 **On Behavioral Model Equivalence Checking for Large Analog/Mixed Signal Systems** ................. 55  
Amandeep Singh, Peng Li

1-C.2 **An Algorithm for Exploiting Modeling Error Statistics to Enable Robust Analog Optimization** ................................................................. 62  
Ashish Kumar Singh, Mario Lok, Kareem Ragab, Constantine Caramanis, Michael Orshansky

1-C.3 **A Simple Implementation of Determinant Decision Diagram** .................................................. 70  
Guoyong Shi
Tutorial 1  
**Designing for Uncertainty: Addressing Process Variations and Aging Issues in Digital Systems**


1-T.1  
**Aging Analysis at Gate and Macro Cell Level** ................................................................. 77  
Ulf Schlichtmann, Dominik Lorenz, Martin Bärke

1-T.2  
**Resilient Microprocessor Design for Improving Performance and Energy Efficiency** ........... 85  
Keith Bowman, James Tschanz

1-T.3  
**Process Variation Aware Performance Modeling and Dynamic Power Management for Multicore Systems** ................................................................. 89  
Siddharth Garg, Diana Marculescu, Sebastian Herbert

Session 2-A  
**Design-Aware Manufacturing**  
*Moderator: Minsik Cho – IBM Corp.*

2-A.1  
**Design-Aware Mask Inspection** .......................................................................................... 93  
Abde Ali Kagalwalla, Puneet Gupta, Chris Progler, Steve McDonald

2-A.2  
**SMATO: Simultaneous Mask and Target Optimization for Improving Lithographic Process Window** .................................................................................. 100  
Shayak Banerjee, Kanak Agarwal, Michael Orshansky

2-A.3  
**Template-Mask Design Methodology for Double Patterning Technology** ......................... 107  
Chin-Hsiung Hsu, Yao-Wen Chang, Sani Nassif

2-A.4  
**Fast and Lossless Graph Division Method for Layout Decomposition Using SPQR-Tree** .......... 112  
Wai-Shing Luk, Huiping Huang

2-A.5  
**Design Dependent Process Monitoring for Back-End Manufacturing Cost Reduction** ........... 116  
Tuck-Boon Chan, Aashish Pant, Lerong Cheng, Puneet Gupta

Session 2-B  
**Advances in Embedded Systems and FPGA Synthesis**  
*Moderator: Swamy Muddu – Advanced Micro Devices, Inc.*

2-B.1  
**SETS: Stochastic Execution Time Scheduling for Multicore Systems by Joint State Space and Monte Carlo** ................................................................. 123  
Nabeel Iqbal, Jörg Henkel

2-B.2  
**Combining Optimistic and Pessimistic DVS Scheduling: An Adaptive Scheme and Analysis** ..... 131  
Simon Perathoner, Jian-Jia Chen, Kai Lampka, Nikolay Stoimenov, Lothar Thiele

2-B.3  
**Unified Theory of Real-Time Task Scheduling and Dynamic Voltage/Frequency Scaling on MPSoCs** ................................................................. 139  
Hessam Kooti, Eli Bozorgzadeh

2-B.4  
**In-Place Decomposition for Robustness in FPGA** ............................................................. 143  
Ju-Yueh Lee, Zhe Feng, Lei He
Session 2-C  Enhancing Test for Delays and Opens under Power-Sensitive Conditions  
Moderator: Suriyaprakash Natarajan – Intel Corp.

2-C.1  MVP: Capture-Power Reduction with Minimum-Violations Partitioning for Delay Testing  
Zhen Chen, Krishnendu Chakrabarty, Dong Xiang  

2-C.2  Testing Methods for Detecting Stuck-Open Power Switches in Coarse-Grain MTCMOS Designs  
Szu-Pang Mu, Willy Wang, Hao-Yu Yang, Mango Chao, Shi-Hao Chen, Chi-Hou Tseng, Tsung-Ying Tsai  

2-C.3  A Scalable Quantitative Measure of IR-Drop Effects for Scan Pattern Generation  
Meng-Fan Wu, Kun-Han Tsai, Wu-Tung Cheng, Hsin-Cheih Pan, Jiun-Lang Huang, Augusli Kifli  

2-C.4  Trace Selection for Improving Timing and Logic Visibility for Post-Silicon Validation  
Hamid Shojaei, Azadeh Davoodi  

Tutorial 2  Reliability Analysis and Optimization at System Level:  
A Straddle between Complexity and Accuracy  
Moderator: Jürgen Teich – Univ. of Erlangen-Nuremberg

2-T.1  System-Level Impact of Chip-Level Failure Mechanisms and Screens  
Anne Gattiker  

2-T.2  Cross-Layer Error Resilience for Robust Systems  
Larkhoon Leem, Hyungmin Cho, Hsiao-Heng Lee, Young Moon Kim, Yanjing Li, Subhasish Mitra  

2-T.3  Reliability, Thermal, and Power Modeling and Optimization  
Robert Dick  

2-T.4  Symbolic System Level Reliability Analysis  
Michael Glass, Martin Lukasiewycz, Felix Reimann, Christian Haubelt, Jürgen Teich  

Session 3-A  Advanced Scheduling for Memory Systems  
Moderators: Deming Chen – Univ. of Illinois at Urbana-Champaign  
Sung Kyu Lim – Georgia Institute of Technology

3-A.1  Hierarchical Memory Scheduling for Multimedia MPSoCs  
Ye-Jyun Lin, Chia-Lin Yang, Tai-Jyi Lin, Jiao-Wei Huang, Naehyuck Chang  

3-A.2  Credit Borrow and Repay: Sharing DRAM with Minimum Latency and Bandwidth Guarantees  
Zefu Dai, Mark Jarvin, Jianwen Zhu  

3-A.3  Scheduling of Synchronous Data Flow Specifications on Scratchpad Memory based Embedded Processors  
WeiJia Che, Karam S. Chatha
Session 3-B Making Critical Decision on Power in Physical Synthesis
Moderators: Lars Hagen – Cadence Design Systems, Inc.
Gi-Joon Nam – IBM Corp.

3-B.1 The Fast Optimal Voltage Partitioning Algorithm for Peak Power Density Minimization .......... 213
Jia Wang, Shiyan Hu

3-B.2 Post-Placement Power Optimization with Multi-Bit Flip-Flops ....................................................... 218
Yao-Tsung Chang, Chih-Cheng Hsu, Mark Po-Hung Lin, Yu-Wen Tsai, Sheng-Fong Chen

3-B.3 On Power and Fault-Tolerant Optimization in FPGA Physical Synthesis ........................................... 224
Manu Jose, Yu Hu, Rupak Majumdar

Session 3-C Advances in Yield and Quality Analysis
Moderator: Haluk Konuk – Broadcom Corp.

3-C.1 Yield Enhancement for 3D-Stacked Memory by Redundancy Sharing Across Dies ...................... 230
Li Jiang, Rong Ye, Qiang Xu

3-C.2 Mathematical Yield Estimation for Two-Dimensional-Redundancy Memory Arrays .................. 235
Mango Chao, Ching-Yu Chin, Chen-Wei Lin

3-C.3 Analog Test Metrics Estimates with PPM Accuracy ........................................................................... 241
Haralampos-G. Stratigopoulos, Salvador Mir

Tutorial 3 Analog Challenges in Nanometer CMOS and Digitalization of Analog Functionality
Moderator: Stephan Henzler – Infineon Technologies AG

3-T.1 Design Automation Towards Reliable Analog Integrated Circuits ................................................. 248
Georges Gielen, Elie Maricau, Pieter De Wit

3-T.2 Energy-Efficient 60GHz Wireless Transceiver Design .............................................................. n/a
Elad Alon

3-T.3 Digitalization of Mixed-Signal in Nanometer Technologies ........................................................ 252
Stephan Henzler

Session 4-A Design Optimization for Power-Efficient Synchronous and Asynchronous Systems
Moderator: Sung Kyu Lim – Georgia Institute of Technology

4-A.1 Efficient Trace-Driven Metaheuristics for Optimization of Networks-on-Chip Configurations ..... 256
Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam

4-A.2 A Self-Evolving Design Methodology for Power Efficient Multi-Core Systems ........................... 264
Jin Sun, Rui Zheng, Jyothi Velamala, Yu Cao, Roman Lysecky, Karthik Shankar, Janet Roveda

4-A.3 An Energy and Power-Aware Approach to High-Level Synthesis of Asynchronous Systems ...... 269
John Hansen, Montek Singh

4-A.4 Clustering-Based Simultaneous Task and Voltage Scheduling for NOC Systems ....................... 277
Yifang Liu, Yu Yang, Jiang Hu
### Session 4-B Improving Simulation Performance

**Moderators:** Ting Mei – Sandia National Labs  
L. Miguel Silveira – Cadence Research Labs, INESC-ID/IST - TU Lisbon

<table>
<thead>
<tr>
<th>Session 4-B</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-B.1</td>
<td>Generalized Nonlinear Timing/Phase Macromodeling: Theory, Numerical Methods and Applications</td>
<td>284</td>
</tr>
<tr>
<td></td>
<td>Chenjie Gu, Jaijeet Roychowdhury</td>
<td></td>
</tr>
<tr>
<td>4-B.2</td>
<td>Phase Equations for Quasi-Periodic Oscillators</td>
<td>292</td>
</tr>
<tr>
<td></td>
<td>Alper Demir, Chenjie Gu, Jaijeet Roychowdhury</td>
<td></td>
</tr>
<tr>
<td>4-B.3</td>
<td>On-the-Fly Runtime Adaptation for Efficient Execution of Parallel Multi-Algorithm Circuit Simulation</td>
<td>298</td>
</tr>
<tr>
<td></td>
<td>Xiaoji Ye, Peng Li</td>
<td></td>
</tr>
</tbody>
</table>

### Session 4-C Advances in Global Routing

**Moderators:** Mustafa Ozdal – Intel Corp.  
Patrick Groeneveld – Magma Design Automation, Inc.

<table>
<thead>
<tr>
<th>Session 4-C</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-C.1</td>
<td>An Auction based Pre-Processing Technique to Determine Detour in Global Routing</td>
<td>305</td>
</tr>
<tr>
<td></td>
<td>Yue Xu, Chris Chu</td>
<td></td>
</tr>
<tr>
<td>4-C.2</td>
<td>Simultaneous Antenna Avoidance and via Optimization in Layer Assignment of Multi-Layer Global Routing</td>
<td>312</td>
</tr>
<tr>
<td></td>
<td>Tsung-Hsien Lee, Ting-Chi Wang</td>
<td></td>
</tr>
<tr>
<td>4-C.3</td>
<td>GLADE: A Modern Global Router Considering Layer Directives</td>
<td>319</td>
</tr>
<tr>
<td></td>
<td>Yen-Jung Chang, Tsung-Hsien Lee, Ting-Chi Wang</td>
<td></td>
</tr>
</tbody>
</table>

### Tutorial 4 System Level Design – An Industrial Perspective

**Moderator:** Guido Stehr – Infineon Technologies AG

<table>
<thead>
<tr>
<th>Tutorial 4</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-T.1</td>
<td>Transaction Level Modeling in Practice: Motivation and Introduction</td>
<td>324</td>
</tr>
<tr>
<td></td>
<td>Guido Stehr, Josef Eckmueller</td>
<td></td>
</tr>
<tr>
<td>4-T.2</td>
<td>Standards for System Level Design</td>
<td>332</td>
</tr>
<tr>
<td></td>
<td>Laurent Maillet-Contoz</td>
<td></td>
</tr>
<tr>
<td>4-T.3</td>
<td>Design Space Exploration and Performance Evaluation at Electronic System Level for NoC-Based MPSoC</td>
<td>336</td>
</tr>
<tr>
<td></td>
<td>Soeren Sonntag, Francisco Gilabert</td>
<td></td>
</tr>
<tr>
<td>4-T.4</td>
<td>ESL Solutions for Low Power Design</td>
<td>340</td>
</tr>
<tr>
<td></td>
<td>Sylvian Kaiser, Ilija Materic, Rabih Saade</td>
<td></td>
</tr>
<tr>
<td>4-T.5</td>
<td>HW/SW Co-Design of Parallel Systems</td>
<td>344</td>
</tr>
<tr>
<td></td>
<td>Enno Wein</td>
<td></td>
</tr>
<tr>
<td>4-T.6</td>
<td>Application Specific Processor Design</td>
<td>349</td>
</tr>
<tr>
<td></td>
<td>Achim Nohl, Frank Schirrmeister, Drew Taussig</td>
<td></td>
</tr>
</tbody>
</table>
Session 5-A  System-Level Static and Dynamic Low Power Design
Moderators: Sri Parameswaran – Univ. of New South Wales
Karam Chatha – Arizona State Univ.

5-A.1 Selective Instruction Set Muting for Energy-Aware Adaptive Processors ........................................ 353
Muhammad Shafique, Lars Bauer, Jörg Henkel

5-A.2 Optimal Algorithm for Profile-Based Power Gating: A Compiler Technique for Reducing Leakage on Execution Units in Microprocessors ................................................................. 361
Danbee Park, Jungseob Lee, Nam Sung Kim, Taewhan Kim

5-A.3 Memory Access Aware On-Line Voltage Control for Performance and Energy Optimization ...... 365
Xi Chen, Chi Xu, Robert Dick

Session 5-B  Leveraging Logics, Wire and 3D for Physical Synthesis
Moderators: Shiyan Hu – Michigan Technological Univ.
Gi-Joon Nam – IBM Corp.

5-B.1 SPIRE: A Retiming-Based Physical-Synthesis Transformation System ............................................. 373
David Papa, Smita Krishnaswamy, Igor Markov

5-B.2 Redundant-Wires-Aware ECO Timing and Mask-Cost Optimization ................................................. 381
Shao-Yun Fang, Tzuo-Fan Chien, Yao-Wen Chang

5-B.3 Through Silicon via Management during 3D Physical Design: When to Add and How Many? ...... 387
Mohit Pathak, Young-Joon Lee, Thomas Moon, Sung Kyu Lim

Tutorial 5  Beyond-Die Designs: Solutions and Challenges
Moderator: Yao-Wen Chang – National Taiwan Univ.

5-T.1 Beyond Die Design: Board Driven I/O Planning and Optimization ...................................................... 395
John Park

5-T.2 Recent Research Development in PCB Layout ..................................................................................... 398
Tan Yan, Martin D.F. Wong

5-T.3 Recent Research Development in Flip-Chip Routing ......................................................................... 404
Hsu-Chieh Lee, Yao-Wen Chang, Po-Wei Lee

5-T.4 Modeling and Design for Beyond-the-Die Power Integrity ................................................................. 411
Yiyu Shi, Lei He

Session 6-A  Advances in Biological and Post-CMOS Systems
Moderators: Radu Zlatanovici – Cadence Design Systems, Inc.
Nishant Patil – Stanford Univ.

6-A.1 A Synthesis Flow for Digital Signal Processing with Biomolecular Reactions ................................. 417
Hua Jiang, Aleksandra Kharam, Marc Riedel, Keshab Parhi

6-A.2 A Network-Flow based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD Chips ............................................................................................................ 425
Tsung-Wei Huang, Shih-Yuan Yeh, Tsung-Yi Ho
6-A.3 Variation Tolerant Sensing Scheme of Spin-Transfer Torque Memory for Yield Improvement ...... 432
Zhenyu Sun, Hai Li, Yiran Chen, Xiaobin Wang

Session 6-B Pushing Clock Distribution Performance
Moderators: Chris Chu – Iowa State Univ.
Dwight Hill – Synopsys, Inc.

6-B.1 Novel Binary Linear Programming for High Performance Clock Mesh Synthesis .................. 438
Minsik Cho, David Z. Pan, Ruchir Puri

6-B.2 Low-Power Clock Trees for CPUs .......................................................................................................... 444
Dong-Jin Lee, Myung-Chul Kim, Igor Markov

6-B.3 High Variation-Tolerant Obstacle-Avoiding Clock Mesh Synthesis with Symmetrical Driving Trees .................................................................................................................. 452
Xin-Wei Shih, Hsu-Chieh Lee, Kuan-Hsien Ho, Yao-Wen Chang

6-B.4 Local Clock Skew Minimization Using Blockage-Aware Mixed Tree-Mesh Clock Network ...... 458
Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, Tao Huang, Haitong Tian, Evangeline F.Y. Young

Session 6-C 3D-ICs and Detection of Faults and Hardware Trojans
Moderators: Jinfeng Liu – Synopsys, Inc.
Zhenyu Qi – Broadcom Corp.

6-C.1 3D-ICE: Fast Compact Transient Thermal Modeling for 3D ICs with Inter-Tier Liquid Cooling .................................................................................................................... 463
Arvind Sridhar, Alessandro Vincenzi, Martino Ruggiero, Thomas Brunschwiler, David Atienza

6-C.2 Cost-Effective Integration of Three-Dimensional (3D) ICs Emphasizing Testing Cost Analysis ...... 471
Yibo Chen, Dimin Niu, Yuan Xie, Krishnendu Chakrabarty

6-C.3 Evaluation of Using Inductive/Capacitive-Coupling Vertical Interconnects in 3D Network-on-Chip .................................................................................................................. 477
Jin Ouyang, Jing Xie, Matthew Poremba, Yuan Xie

6-C.4 Scalable Segmentation-Based Malicious Circuitry Detection and Diagnosis .............................. 483
Sheng Wei, Miodrag Potkonjak

6-C.5 Application-Aware Diagnosis of Runtime Hardware Faults ............................................................ 487
Andrea Pellegrini, Valeria Bertacco

Tutorial 6 Organic Electronics
Moderator: Hagen Klauk – Max Planck Institute for Solid State Research

6-T.1 Materials and Manufacturing of Organic Transistors ............................................................... 493
Hagen Klauk, Ute Zschieschang

6-T.2 Design and Manufacturing of Organic RFID Circuits .......................................................... 496
Jan Genoe, Kris Myny, Soeren Steudel, Paul Heremans

6-T.3 Design of Large Area Electronics with Organic Transistors .................................................. 500
Makoto Takamiya, Koichi Ishida, Tsuyoshi Sekitani, Takao Someya, Takayasu Sakurai
<table>
<thead>
<tr>
<th>Session</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6-T.4</td>
<td>Design of Analog Circuits Using Organic Field-Effect Transistors</td>
<td>504</td>
</tr>
<tr>
<td></td>
<td>Boris Murmann, Wei Xiong</td>
<td></td>
</tr>
<tr>
<td>7-A</td>
<td>Advances in Timing Analysis</td>
<td></td>
</tr>
<tr>
<td>Moderators:</td>
<td>Yaping Zhan – Advanced Micro Devices, Inc.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Igor Keller – Cadence Design Systems, Inc.</td>
<td></td>
</tr>
<tr>
<td>7-A.1</td>
<td>Active Learning Framework for Post-Silicon Variation Extraction and Test Cost Reduction</td>
<td>508</td>
</tr>
<tr>
<td></td>
<td>Cheng Zhuo, Kanak Agarwal, David Blaauw, Dennis Sylvester</td>
<td></td>
</tr>
<tr>
<td>7-A.2</td>
<td>Analysis of Circuit Dynamic Behavior with Timed Ternary Decision Diagram</td>
<td>516</td>
</tr>
<tr>
<td></td>
<td>Lu Wan, Deming Chen</td>
<td></td>
</tr>
<tr>
<td>7-A.3</td>
<td>Fast Statistical Timing Analysis of Latch-Controlled Circuits for Arbitrary Clock Periods</td>
<td>524</td>
</tr>
<tr>
<td></td>
<td>Bing Li, Ning Chen, Ulf Schlichtmann</td>
<td></td>
</tr>
<tr>
<td>7-A.4</td>
<td>On Timing-Independent False Path Identification</td>
<td>532</td>
</tr>
<tr>
<td></td>
<td>Feng Yuan, Qiang Xu</td>
<td></td>
</tr>
<tr>
<td>7-B</td>
<td>Parallel Methods for Power Grid and Interconnect Analysis</td>
<td></td>
</tr>
<tr>
<td>Moderators:</td>
<td>Eric Keiter – Sandia National Labs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Heidi Thornquist – Sandia National Labs</td>
<td></td>
</tr>
<tr>
<td>7-B.1</td>
<td>3POr – Parallel Projection based Parameterized Order Reduction for Multi-Dimensional Linear Models</td>
<td>536</td>
</tr>
<tr>
<td></td>
<td>Jorge Fernandez Villena, L. Miguel Silveira</td>
<td></td>
</tr>
<tr>
<td>7-B.2</td>
<td>A Hierarchical Matrix Inversion Algorithm for Vectorless Power Grid Verification</td>
<td>543</td>
</tr>
<tr>
<td></td>
<td>Xuanxing Xiong, Jia Wang</td>
<td></td>
</tr>
<tr>
<td>7-B.3</td>
<td>Fast Thermal Analysis on GPU for 3D-ICs with Integrated Microchannel Cooling</td>
<td>551</td>
</tr>
<tr>
<td></td>
<td>Zhuo Feng, Peng Li</td>
<td></td>
</tr>
<tr>
<td>7-C</td>
<td>Physical Design for Manufacturability and Variability</td>
<td></td>
</tr>
<tr>
<td>Moderators:</td>
<td>Yongseok Cheon – Synopsys, Inc.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Yufeng Luo – Mentor Graphics Corp.</td>
<td></td>
</tr>
<tr>
<td>7-C.1</td>
<td>Native-Conflict-Aware Wire Perturbation for Double Patterning Technology</td>
<td>556</td>
</tr>
<tr>
<td></td>
<td>Szu-Yu Chen, Yao-Wen Chang</td>
<td></td>
</tr>
<tr>
<td>7-C.2</td>
<td>A Lower Bound Computation Method for Evaluation of Statistical Design Techniques</td>
<td>562</td>
</tr>
<tr>
<td></td>
<td>Vineeth Veetil, Dennis Sylvester, David Blaauw</td>
<td></td>
</tr>
<tr>
<td>7-C.3</td>
<td>Timing Yield Optimization via Discrete Gate-Sizing using Globally-Informed Delay PDFs</td>
<td>570</td>
</tr>
<tr>
<td></td>
<td>Shantanu Dutt, Huan Ren</td>
<td></td>
</tr>
<tr>
<td>Tutorial 7</td>
<td>Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore</td>
<td></td>
</tr>
<tr>
<td>Moderator:</td>
<td>Krishnendu Chakrabarty – Duke Univ.</td>
<td></td>
</tr>
<tr>
<td>7-T.1</td>
<td>Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore</td>
<td>578</td>
</tr>
<tr>
<td></td>
<td>Tsung-Yi Ho, Jun Zeng, Krishnendu Chakrabarty</td>
<td></td>
</tr>
</tbody>
</table>
Session 8-A  Advances in Core Logic Synthesis

Moderators:  
Thomas Shiple – Synopsys, Inc.  
Philip Brisk – Univ. of California, Riverside

8-A.1  Bi-Decomposition of Large Boolean Functions using Blocking Edge Graphs .............................. 586  
Mihir Choudhury, Kartik Mohanram

8-A.2  Peak Current Reduction by Simultaneous State Replication and Re-Encoding ......................... 592  
Junjun Gu, Lin Yuan, Gang Qu, Qiang Zhou

8-A.3  Boolean Matching of Function Vectors with Strengthened Learning .............................................. 596  
Chih-Fan Lai, Jie-Hong Roland Jiang, Kuo-Hua Wang

8-A.4  Reduction of Interpolants for Logic Synthesis ................................................................................... 602  
John Backes, Marc Riedel

Session 8-B  Routing – Theory and Practice

Moderators:  
Cheng-Kok Koh – Purdue Univ.  
Ting-Chi Wang – National Tsing-Hua Univ.

8-B.1  Obstacle-Avoiding Rectilinear Steiner Minimum Tree Construction: An Optimal Approach .......... 610  
Tao Huang, Evangeline F.Y. Young

8-B.2  On the Escape Routing of Differential Pairs .......................................................................................... 614  
Tan Yan, Pei-Ci Wu, Qiang Ma, Martin D. F. Wong

8-B.3  New Placement Prediction and Mitigation Techniques for Local Routing Congestion ................. 621  
Taraneh Taghavi, Charles Alpert, Andrew Huber, Zhuo Li, Gi-Joon Nam, Shyam Ramji, 
Lakshmi Reddy, Jarrod Roy, Gustavo Tellez, Paul Villarrubia, Natarajan Viswanathan

Session 8-C  Power Optimization from Systems to Circuits

Moderators:  
Jiong Luo – Synopsys, Inc.  
Muhammad Shaﬁque – Karlsruhe Institute of Technology

8-C.1  Misleading Energy and Performance Claims in Sub/Near Threshold Digital Systems ............... 625  
Yu Pu, Xin Zhang, Jim Huang, Atsushi Muramatsu, Masahiro Nomura, Koji Hirai, 
Hidehiro Takata, Taro Sakurabayashi, Shinji Miyano, Makoto Takamiya, Takayasu Sakurai

8-C.2  Stretching the Limit of Microarchitectural Level Leakage Control with Adaptive Light-Weight Vth Hopping .................................................................................................................... 632  
Hao Xu, Wen-Ben Jone, Ranga Vemuri

8-C.3  Current Shaping and Multi-Thread Activation for Fast and Reliable Power Mode Transition in Multicore Designs .............................................................................................................. 637  
Hao Xu, Ranga Vemuri, Wen-Ben Jone

Tutorial 8  Manufacturing, CAD and Thermal-Aware Architectures for 3-D MPSoCs

Moderator:  
David Atienza – Ecole Polytechnique Fédérale de Lausanne

8-T.1  Fuzzy Control for Enforcing Energy Efficiency in High Performance 3-D Systems ......................... 642  
Mohamed Sabry, Ayse Coskun, David Atienza
Session 9-A Algorithms for Placement: Full House
Moderators: Yegna Parasuram – Mentor Graphics Corp.
Bill Halpin – Synopsys, Inc.

9-A.1 SimPL: An Effective Placement Algorithm ................................................................. 649
Myung-Chul Kim, Dong-Jin Lee, Igor Markov

9-A.2 Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs .............. 657
Meng-Kai Hsu, Yao-Wen Chang

9-A.3 Design-Hierarchy Aware Mixed-Size Placement for Routability Optimization ...................... 663
Yi-Lin Chuang, Gi-Joon Nam, Charles Alpert, Yao-Wen Chang, Jarrod Roy, Natarajan Viswanathan

9-A.4 Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study .................. 669
Krit Athikulwongse, Ashutosh Chakraborty, Jae-Seok Yang, David Pan, Sung Kyu Lim

9-A.5 Practical Placement and Routing Techniques for Analog Circuit Designs .......................... 675
Linfu Xiao, Evangeline F.Y. Young, Xiaoyong He, K.P. Pun

Session 9-B Analysis and Algorithms for Design and Test in 3D and Many-Core Systems
Moderators: Arijit Raychowdhury – Intel Corp.
Saibal Mukhopadhyay – Georgia Institute of Technology

9-B.1 Characterizing the Lifetime Reliability of Manycore Processors with Core-Level Redundancy ...... 680
Lin Huang, Qiang Xu

9-B.2 Electrical Characterization of RF TSV for 3D Multi-Core and Heterogeneous ICs ............... 686
Le Yu, Haigang Yang, Tom T. Jing, Min Xu, Robert Geer, Wei Wang

9-B.3 Design Method and Test Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D System ................................................................. 694
Minki Cho, Chang Liu, Dae Hyun Kim, Sung Kyu Lim, Saibal Mukhopadhyay

9-B.4 Fast Poisson Solvers for Thermal Analysis ........................................................................ 698
Haifeng Qian, Sachin Sapatnekar

Session 9-C Advanced Analysis of Circuit/Device Reliability
Moderators: Eric Keiter – Sandia National Labs
Bruce McGaughy – ProPlus Design Solutions, Inc.

9-C.1 Sequential Importance Sampling for Low-Probability and High-Dimensional SRAM Yield Analysis ........................................................................................................... 703
Kentaro Katayama, Shiho Hagiwara, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato

9-C.2 Simulation of Random Telegraph Noise with 2-Stage Equivalent Circuit ............................ 709
Yun Ye, Chi-Chao Wang, Yu Cao

9-C.3 Work-Function Variation Induced Fluctuation in Bias-Temperature-Instability Characteristics of Emerging Metal-Gate Devices and Implications for Digital Design ............. 714
Seid Hadi Rasouli, Kazuhiko Endo, Kaustav Banerjee
Structured Analog Circuit Design and MOS Transistor Decomposition for High Accuracy Applications
Bo Yang, Qing Dong, Jing Lin, Shigetoshi Nakatake

Session 10-A Advanced Applications of Logic Synthesis
Moderators: Vigyan Singhal – Oski Technology, Inc.
Naehyuck Chang – Seoul National Univ.

10-A.1 A Robust Functional ECO Engine by SAT Proof Minimization and Interpolation Techniques
Bo-Han Wu, Chun-Ju Yang, Chung-Yang (Ric) Huang, Jie-Hong Roland Jiang

10-A.2 Efficient Arithmetic Sum-of-Product (SOP) based Multiple Constant Multiplication (MCM) for FFT
Vinay Karkala, Joseph Wanstrath, Travis Lacour, Sunil Khatri

10-A.3 Analysis of Precision for Scaling the Intermediate Variables in Fixed-Point Arithmetic Circuits
Omid Sarbishei, Katarzyna Radecka

10-A.4 Synthesis of an Efficient Controlling Structure for the Post-Silicon Clock Skew Minimization
Mac Y.C. Kao, Hsuan-Ming Chou, Kun-Ting Tsai, Shih-Chieh Chang

10-A.5 Engineering a Scalable Boolean Matching based on EDA SaaS 2.0
Chun Zhang, Yu Hu, Lingli Wang, Lei He, Jiarong Tong

10-A.6 Polynomial Datapath Optimization using Constraint Solving and Formal Modelling
Finn Haedicke, Bijan Alizadeh, Goerschwin Fey, Masahiro Fujita, Rolf Drechsler

Session 10-B Advances in Verification
Moderators: Anubhav Gupta – Synopsys, Inc.
Sanjit Seshia – Univ. of California, Berkeley

10-B.1 Online Selection of Effective Functional Test Programs based on Novelty Detection
Po-Hsien Chang, Dragoljub Gagi Dramanac, Li.-C Wang

10-B.2 Flexible Interpolation with Local Proof Transformations
Roberto Bruttomesso, Simone Fulvio Rollini, Natasha Sharygina, Aliaksei Tsitovich

10-B.3 Symbolic Performance Analysis of Elastic Systems
Marc Galceran-Oms, Jordi Cortadella, Michael Kishinevsky

10-B.4 Efficient State Space Exploration: Interleaving Stateless and State-Based Model Checking
Malay Ganai, Chao Wang, Weihong Li

10-B.5 Formal Deadlock Checking on High-Level SystemC Designs
Chun-Nan Chou, Chang-Hong Hsu, Yueh-Tung Chao, Chung-Yang (Ric) Huang
Session 10-C  Recent Advances in Power Grid and Interconnect Analysis
Moderators:  Marek Patyra – Intel Corp.
            Nagib Hakim – Intel Corp.

10-C.1  PEDS: Passivity Enforcement for Descriptor Systems via Hamiltonian-Symplectic Matrix Pencil Perturbation .......................................................... 800
        Yuanzhe Wang, Zheng Zhang, Cheng-Kok Koh, Grantham K.H. Pang, Ngai Wong

10-C.2  Power Grid Correction Using Sensitivity Analysis .......................................................... 808
        Meric Aydonat, Farid N. Najm

10-C.3  Early P/G Grid Voltage Integrity Verification .......................................................... 816
        Mehmet Aveci, Farid N. Najm

10-C.4  Characterization of the Worst-Case Current Waveform Excitations in General RLC-Model Power Grid Analysis .......................................................... 824
        Nestor Evmorfopoulos, Maria-Aikaterini Rammou, George Stamoulis, John Moondanos