2010 International Conference on Field-Programmable Technology
(FPT 2010)

Beijing, China
8 – 10 December 2010
TABLE OF CONTENTS

Keynote Speeches

RECONFIGURABLE COMPUTING – EVOLUTION OF VON NEUMANN ARCHITECTURE
Prof. Shaojun Wei

FPGA PLATFORMS LEADING THE WAY IN THE APPLICATION OF ‘MORE THAN MOORE’S’ TECHNOLOGY
Dr. Ivo Bolsens

BRINGING FPGA DESIGN TO APPLICATION DOMAIN EXPERTS
Dr. James Truchard

TECHNOLOGY ISSUES FACING THE WORLD’S LARGEST INTEGRATED CIRCUITS
Prof. Stephen Brown

IN SEARCH FOR BETTER SILICON AND HUMAN EFFICIENCY
Dr. Albert Wang
### Oral Session 1.3 - Architectures

**AN FPGA ARCHITECTURE SUPPORTING DYNAMICALLY CONTROLLED POWER GATING**  
*Assem A. M. Bsoul and Steven J. E. Wilton*

**A TILED PROGRAMMABLE FABRIC USING QCA**  
*Rajeswari Devadoss, Kolin Paul and M Balakrishnan*

**PHASE-CHANGE-MEMORY-BASED STORAGE ELEMENTS FOR CONFIGURABLE LOGIC**  
*Pierre-Emmanuel Gaillardon, M. Haykel Ben-Jamaa, Marina Reyboz, Giovanni Betti Beneventi, Fabien Clermidy, Luca Perniola and Ian O'Connor*

**DYNAMIC RECONFIGURABLE BIT-PARALLEL ARCHITECTURE FOR LARGE-SCALE REGULAR EXPRESSION MATCHING**  
*Yusaku Kaneta, Shingo Yoshizawa, Shin-ichi Minato, Hiroki Arimura and Yoshikazu Miyazaki*

### Oral Session 1.4 – Parallel Implementation and CAD

**IMPACT OF RECONFIGURABLE HARDWARE ON ACCELERATING MPI_REDUCE**  
*Shanyuan Gao, Andrew Schmidt and Ron Sass*

**ACCELERATING HMMER ON FPGA USING PARALLEL PREFIXES AND REDUCTIONS**  
*Naeem Abbas, Steven Derrien, Sanjay Rajopadhye and Patrice Quinton*

**MULTIPLE DATA SET REDUCTION ON FPGAS**  
*Yi-Gang Tai, Chia-Tien Dan Lo and Kleanthis Psarris*

**ACCELERATING FPGA DEVELOPMENT THROUGH THE AUTOMATIC PARALLEL APPLICATION OF STANDARD IMPLEMENTATION TOOLS**  
*Athira Chandrasekharan, Sureshwar Rajopadhye, Guruprasad Subbarayan, Tony Frangieh, Yousef Iskander, Stephen Craven and Cameron Patterson*

**PARALLELIZING FPGA PLACEMENT USING TRANSACTIONAL MEMORY**  
*Steven Birk, J. Gregory Steffan and Jason Anderson*

### Oral Session 1.5 – Multi-Core and Multi-FPGA

**A MESSAGE-PASSING MULTI-SOFTCORE ARCHITECTURE ON FPGA FOR BREADTH-FIRST SEARCH**  
*Qingbo Wang, Weirong Jiang, Yinglong Xia and Viktor Prasanna*

**DETERMINISTIC MULTI-CORE PARALLEL ROUTING FOR FPGAS**  
*Marcel Gort and Jason Anderson*

**THE TRANSC PROCESS MODEL AND INTERPROCESS COMMUNICATION**  
*Henning Mantenuffel, Cem Bassoy and Friedrich Mayer-Lindenberg*

**COMPARING PERFORMANCE AND ENERGY EFFICIENCY OF FPGAS AND GPUS FOR HIGH PRODUCTIVITY COMPUTING**  
*Brahim Betkaoui, David B Thomas and Wayne Luk*

**LOCAL-AND-GLOBAL STALL MECHANISM FOR SYSTOLIC COMPUTATIONAL-MEMORY ARRAY ON EXTENSIBLE MULTI-FPGA SYSTEM**  
*Wang Luzhou, Kentaro Sano and Satoru Yamamoto*
Oral Session 2.3 – Arithmetic

FLOATING-POINT EXPONENTIAL FUNCTIONS FOR DSP-ENABLED FPGAS
Florent de Dinechin and Bogdan Pasca

MODULAR DESIGN OF FULLY PIPELINED ACCUMULATORS
Miaoping Huang and David Andrews

EFFICIENT IMPLEMENTATION OF PARALLEL BCD MULTIPLICATION IN LUT-6 FPGAS
Alvaro Vazquez and Florent de Dinechin

HIGH-PERFORMANCE IMPLEMENTATION OF MATRIX MULTIPLICATION ON FPGAS
Guiming Wu, Yong Dou and Miao Wang

Oral Session 2.4 – Robust and Secure Computing

FINE-GRAINED CHARACTERIZATION OF PROCESS VARIATION IN FPGAS
Haile Yu, Qiang Xu and Philip Leong

A STOCHASTIC METHOD FOR SECURITY EVALUATION OF CRYPTOGRAPHIC FPGA IMPLEMENTATIONS
Michael Kasper, Werner Schindler and Marc Stöttinger

FINE-GRAIN FAULT DIAGNOSIS FOR FPGA LOGIC BLOCKS
Stavros Tzilis, Ioannis Sourdis and Georgi N. Gaydadjiev

A ROBUST RECONFIGURABLE LOGIC DEVICE BASED ON LESS CONFIGURATION MEMORY LOGIC CELL
Qian Zhao, Yoshihiro Ichinomiya, Yasuhiro Okamoto, Motoki Amagasaki, Masahiro Iida and Toshinori Sueyoshi

COMPACT IMPLEMENTATIONS OF BLAKE-32 AND BLAKE-64 ON FPGA
Jean-Luc Beuchat, Eiji Okamoto and Teppei Yamazaki

Oral Session 2.5 - Applications

LIGHTWEIGHT DPA RESISTANT SOLUTION ON FPGA TO COUNTERACT POWER MODELS
Yingxi Lu, Philip Hodgers, Kean Hong Boey and Maire O'Neill

AN FPGA-BASED TEXT SEARCH ENGINE FOR APPROXIMATE REGULAR EXPRESSION MATCHING
Yuichiro Utan, Shin'ichi Wakabayashi and Shinobu Nagayama

REAL-TIME DETECTION OF LINE SEGMENTS ON FPGA
Jianyun Zhu and Tsutomu Maruyama

TRUE RANDOM NUMBER GENERATION IN BLOCK MEMORIES OF RECONFIGURABLE DEVICES
Tim Gueneysu

Oral Session 3.3 – Routing and Scheduling

OBSTACLE-FREE TWO-DIMENSIONAL ONLINE-ROUTING FOR RUN-TIME RECONFIGURABLE FPGA-BASED SYSTEMS
Dirk Koch, Christian Beckhoff and Jim Torrison

THE EFFECT OF MULTI-BIT BASED CONNECTIONS ON THE AREA EFFICIENCY OF FPGAS UTILIZING UNIDIRECTIONAL ROUTING RESOURCES
Omesh Mutukuda, Andy Ye and Gul Khan
ATB: AREA-TIME RESPONSE BALANCING ALGORITHM FOR SCHEDULING REAL-TIME HARDWARE TASKS
Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Imanol Martinez and Mikel Azkarate

DYNAMIC SCHEDULING MONTE-CARLO FRAMEWORK FOR MULTI-ACCELERATOR HETEROGENEOUS CLUSTERS
Anson H.T. Tse, David B. Thomas, K.H. Tsoi and Wayne Luk

**Oral Session 3.4 – Special Session**

MULTI-DIMENSIONAL PACKET CLASSIFICATION ON FPGA: 100 GBPS AND BEYOND
Yaxuan Qi, Jeffrey Fong, Weirong Jiang, Bo Xu, Yibo Xue, Jun Li and Viktor Prasanna

AUTOMATIC SYNTHESIS OF PROCESSOR ARRAYS WITH LOCAL MEMORIES ON FPGAS
Guiming Wu, Yong Dou and Miao Wang

GVE: GODSON-T VERIFICATION ENGINE FOR MANY-CORE ARCHITECTURE RAPID PROTOTYPING AND DEBUGGING
Zhengmeng Lei, Lunkai Zhang, Fenglong Song, Shibin Tang, Dongrui Fan, Yongbin Zhou and Xiao Xiao

SYNTHESIS OF A UNIFIED UNIT FOR EVALUATING AN APPLICATION-SPECIFIC SET OF ELEMENTARY FUNCTIONS
Liangwei Ge, Zhenan Tang, Kaiyu Wang, Ming Chao, Wencong Zou and Dong Liu

A COMPRESSION METHOD FOR INVERTED INDEX AND ITS FPGA-BASED DECOMPRESSION SOLUTION
Jing Yan, Ning-Yi Xu, Zeng-Lin Xia, Bo-Jun Huang, Rong Luo and Feng-Hsiung Hsu

FPGA IMPLEMENTATION OF GZIP COMPRESSION AND DECOMPRESSION FOR IDC SERVICES
Jian Ouyang, Hong Luo, Zilong Wang, Jiazhi Tian, Chenghui Liu and Kehua Sheng

**Poster Session 2.2**

APPLICATION-SPECIFIC HARDWARE ACCELERATOR FOR IMPLEMENTING RECURSIVE SORTING ALGORITHMS
Dmitri Mihhailov, Valery Sklyarov, Iouliia Skliarova and Alexander Sudnitson

TOWARDS AN EMBEDDED BIOLOGICALLY-INSPIRED MACHINE VISION PROCESSOR
Vinay Sriram, Kuen Tsoi, Wayne Luk and David Cox

WIRELESS SENSORS NETWORKS EMULATOR IMPLEMENTED ON A FPGA
Jean Louis Boizard, Nadim Nasreddine, Christophe Escriva and Jean Yves Fourniols

A NOVEL FPGA-BASED SUPPORT VECTOR MACHINE CLASSIFIER
Markos Papadonikolakis and Christos Savvas Bouganis

HIGH-THROUGHPUT IP-LOOKUP FOR DYNAMIC ROUTING TABLES USING FPGA
Hoang Le and Viktor Prasanna

A NOVEL DESIGN FLOW FOR TAMPER-RESISTANT SELF-HEALING PROPERTIES OF FPGA DEVICES WITHOUT CONFIGURATION READBACK CAPABILITY
Andre Seffrin, Sunil Malipatella and Sorin A. Huss
A NOVEL HDL CODING STYLE TO REDUCE POWER CONSUMPTION FOR RECONFIGURABLE DEVICES

Thomas Marconi, Dimitris Theodoropoulos, Koen Bertels and Georgi Gaydadjiev

WIRE CONGESTION AWARE SYNTHESIS FOR A DYNAMICALLY RECONFIGURABLE PROCESSOR

Takao Toi, Takumi Okamoto, Toru Awashima, Kazutoshi Wakabayashi and Hideharu Amano

A FPGA IMPLEMENTATION OF THE TWO-DIMENSIONAL DIGITAL HUYGENS’ MODEL

Tan Yiyu, Yukinori Sato, Eiko Sugawara, Yasushi Inoguchi, Makoto Ohya, Yukio Iwaya, Hiroshi Matsuoka and Takao Tsuchiy

RECONFIGURABLE NUMBER THEORETIC TRANSFORM ARCHITECTURES FOR CRYPTOGRAPHIC APPLICATIONS

Gavin Xiaoxu Yao, Ray C.C. Cheung, Cetin Kaya Koc and Kim Fung Man

AN FPGA CHIP IDENTIFICATION GENERATOR USING CONFIGURABLE RING OSCILLATOR

Haile Yu, Philip H. W. Leong and Qiang Xu

FPGA IMPLEMENTATION OF AN INTERIOR POINT SOLVER FOR LINEAR MODEL PREDICTIVE CONTROL

Juan L Jerez, George A Constantinides and Eric C Kerrigan

GENERAL SWITCH BOX MODELING AND OPTIMIZATION FOR FPGA ROUTING ARCHITECTURES

Kejie Ma, Xuegong Zhou, Lingli Wang and Sheldon Tan

EFFICIENT HARDWARE TASK REUSE AND INTERRUPT HANDLING FOR FPGA-BASED PARTIALLY RECONFIGURABLE SYSTEMS

Yi Lu, Georgi Gaydadjiev and Koen Bertels

A DEBUGGING METHOD FOR REPAIRING POST-SILICON BUGS OF HIGH PERFORMANCE PROCESSORS IN THE FIELDS

Bijan Alizadeh and Masahiro Fujita

Poster Session 2.2

INTEGRATION OF PSOC TECHNOLOGY WITH EDUCATIONAL ROBOTICS

Jingchuan Wang and Weidong Chen

A GRAPHICAL PROGRAMMING AND DESIGN ENVIRONMENT FOR FPGA-BASED HARDWARE

Guoqiang Wang, Trung N. Tran and Hugo A. Andrade

USING PARTIAL RECONFIGURATION AND HIGH-LEVEL MODELS TO ACCELERATE FPGA DESIGN VALIDATION

Yousef Iskander, Stephen Craven, Athira Chandrasekharan, Suresh Rajagopalan, Guruprasad Subbarayan, Tamnous Frangieh and Cameron Patterson

FPGA-BASED VIDEO PROCESSING FOR A VISION PROSTHESIS

Benjamin Kwek, Freddie Sunarso, Melissa Teoh, Arrian van Zal, Philip Preston and Oliver Diessel

REDUCING POWER CONSUMPTION FOR DYNAMICALLY RECONFIGURABLE PROCESSOR ARRAY WITH PARTIALLY FIXED CONFIGURATION MAPPING.
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>HARD MACROS AND RAPID PROTOTYPING FOR FPGA DESIGNS</td>
<td>353</td>
</tr>
<tr>
<td>Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan,</td>
<td></td>
</tr>
<tr>
<td>Brent Nelson and Brad Hutchings</td>
<td></td>
</tr>
<tr>
<td>VMODEX: A VISUALIZATION TOOL FOR MULTI-OBJECTIVE DESIGN SPACE</td>
<td>357</td>
</tr>
<tr>
<td>Toktam Taghavi and Andy Pimentel</td>
<td></td>
</tr>
<tr>
<td>ADVANCED PARTIAL RUN-TIME RECONFIGURATION ON SPARTAN-6 FPGAS</td>
<td>361</td>
</tr>
<tr>
<td>Dirk Koch, Christian Beckhoff and Jim Torresen</td>
<td></td>
</tr>
<tr>
<td>MAPPING REAL-LIFE APPLICATIONS ON RUN-TIME RECONFIGURABLE NOC-BASED</td>
<td>365</td>
</tr>
<tr>
<td>MPSOC ON FPGA</td>
<td></td>
</tr>
<tr>
<td>Amit Singh, Akash Kumar, Thambipillai Srikanthan and Yajun Ha</td>
<td></td>
</tr>
<tr>
<td>DESIGN SPACE EXPLORATION FOR SPARSE MATRIX-MATRIX MULTIPLICATION ON</td>
<td>369</td>
</tr>
<tr>
<td>FPGA</td>
<td></td>
</tr>
<tr>
<td>Colin Yu Lin, Zheng Zhang, Ngai Wong and Hayden Kwok-Hay So</td>
<td></td>
</tr>
<tr>
<td>ACCELERATING FPGA DESIGN SPACE EXPLORATION USING CIRCUIT SIMILARITY-</td>
<td>373</td>
</tr>
<tr>
<td>BASED PLACEMENT</td>
<td></td>
</tr>
<tr>
<td>Xiaoyu Shi, Dahua Zeng, Bryan Hu, Guihui Lin and Osmar Zaiane</td>
<td></td>
</tr>
<tr>
<td>STRUCTURED ASIC: METHODOLOGY AND COMPARISON</td>
<td>377</td>
</tr>
<tr>
<td>Sam M. H. Ho, Steve C.L. Yuen, Hiu Ching Poon, Thomas C.P. Chau, Yan</td>
<td></td>
</tr>
<tr>
<td>Qing Ai, Philip H.W. Leong, Oliver C.S. Choy and Kong-Pang Pun</td>
<td></td>
</tr>
<tr>
<td>OPENPIPES: MAKING DISTRIBUTED HARDWARE SYSTEMS EASIER</td>
<td>381</td>
</tr>
<tr>
<td>Glen Gibb and Nick McKeown</td>
<td></td>
</tr>
<tr>
<td>DESIGN SPACE EXPLORATION OF INSTRUCTION SCHEDULERS FOR OUT-OF-ORDER</td>
<td>385</td>
</tr>
<tr>
<td>SOFT PROCESSORS</td>
<td></td>
</tr>
<tr>
<td>Kaveh Aasaraai and Andreas Moshovos</td>
<td></td>
</tr>
<tr>
<td>AN AREA-EFFICIENT DYNAMICALLY RECONFIGURABLE SPATIAL DIVISION</td>
<td>389</td>
</tr>
<tr>
<td>MULTIPLEXING NETWORK-ON-CHIP WITH STATIC THROUGHPUT GUARANTEE</td>
<td></td>
</tr>
<tr>
<td>Zhiyao Joseph Yang, Akash Kumar and Yajun Ha</td>
<td></td>
</tr>
<tr>
<td>A VLIW SOFTCORE PROCESSOR WITH DYNAMICALLY ADJUSTABLE ISSUE-SLOTS</td>
<td>393</td>
</tr>
<tr>
<td>Fakhar Anjam and Stephan Wong</td>
<td></td>
</tr>
<tr>
<td>AN FPGA IMPLEMENTATION OF FULL-SEARCH VARIABLE BLOCK SIZE MOTION</td>
<td>399</td>
</tr>
<tr>
<td>ESTIMATION</td>
<td></td>
</tr>
<tr>
<td>Shuichi Asano, Zheng Zhi Shun and Tsutomu Maruyama</td>
<td></td>
</tr>
<tr>
<td>A MULTIPORTED REGISTER FILE WITH REGISTER RENAMING FOR CONFIGURABLE</td>
<td>403</td>
</tr>
<tr>
<td>SOFTWARECORE VLIW PROCESSORS</td>
<td></td>
</tr>
<tr>
<td>Fakhar Anjam, Stephan Wong and Faisal Nadeem</td>
<td></td>
</tr>
<tr>
<td>A CONFIGURABLE FRAMEWORK FOR INVESTIGATING WORKLOAD EXECUTION</td>
<td>409</td>
</tr>
<tr>
<td>Eric Matthews, Lesley Shannon and Alexandra Fedorova</td>
<td></td>
</tr>
</tbody>
</table>
PERFORMANCE ESTIMATION FRAMEWORK FOR FPGA-BASED PROCESSORS
Yan Lin Aung, Siew Kei Lam and Thambipillai Srikanthan

EVALUATION OF FPGA DESIGN GUARDBAND CAUSED BY INHOMOGENEOUS NBTI DEGRADATION CONSIDERING PROCESS VARIATIONS
Yabuuchi Michitarou and Kazutoshi Kobayashi

EFFICIENT IMPLEMENTATION OF GREYSCALE MORPHOLOGICAL FILTERS
Donald Bailey

A MANY PROCESSING ELEMENT FRAMEWORK FOR THE DISCRETE FOURIER TRANSFORM
Andrew van der Byl, Michael Inggs and Richardt H. Wilkinson

ACCELERATION OF CONTROL FLOW ON CGRA USING ADVANCED PREDICATED EXECUTION
Kyuseung Han, Jong Kyung Paek and Kiyoungh Choi

Design Competition

EFFICIENT FPGA IMPLEMENTATION OF CIOQ SWITCHES WITH SEQUENTIAL ITERATIVE MATCHING ALGORITHMS
Xiaojun Yang, Christoforos Kachris and Manolis Katevenis

ON IDENTIFYING AND OPTIMIZING INSTRUCTION SEQUENCES FOR DYNAMIC COMPILATION
João Bispo and João Cardoso

A DATAPATH CLASSIFICATION METHOD FOR FPGA-BASED SCIENTIFIC APPLICATION ACCELERATOR SYSTEMS
Yui Ogawa, Tomonori Ooya, Yasunori Osana, Masato Yoshi, Yuri Nishikawa, Akira Funahashi, Noriko Hiroi, Hideharu Amano, Yuichiro Shibata and Kiyoshi Oguri

EFFICIENT CUSTOM INSTRUCTIONS GENERATION FOR SYSTEM-LEVEL DESIGN
Huynh Phung Huynh, Yun Liang and Tulika Mitra

HISTOGRAM-BASED PROBABILITY DENSITY FUNCTION ESTIMATION ON FPGAS
Suhaib A. Fahmy

A PARALLEL FPGA DESIGN OF THE SMITH-WATERMAN TRACEBACK
Zubair Nawaz, Muhammad Nadeem, Hans van Someren and Koen Bertels

ROUTING OPTIMIZATIONS FOR COMPONENT-BASED SYSTEM DESIGN AND PARTIAL RUN-TIME RECONFIGURATION ON FPGAS
Dirk Koch and Jim Torresen

AN APPROACH TO SOLVE EXACT COVER PROBLEMS ON FPGA AND ITS APPLICATION TO SUDOKU
Michael Dittrich and Thomas Preußer

GE3: A SINGLE CHIP CLIENT-SERVER ARCHITECTURE FOR GOLOMB RULER DERIVATION
Pavlos Malakonakis, Eurideps Sotiriades and Apostolos Dollas
AN FPGA-BASED SCALABLE PLATFORM FOR HIGH-SPEED MALWARE COLLECTION IN LARGE IP NETWORKS 474
Sascha Mühlbach and Andreas Koch

FPGA BASED SOFT-CORE SIMD PROCESSING: A MIMO-OFDM FIXED-COMPLEXITY SPHERE DECODER CASE STUDY 479
Xuezheng Chu and John McAllister

A DEEPLY PIPELINED AND PARALLEL ARCHITECTURE FOR DENOISING MEDICAL IMAGES 485
Frank Hannig, Moritz Schmid, Hritam Dutta, Jürgen Teich and Heinz Hornegger

SEU TOLERANT SRAM FOR FPGA APPLICATIONS 491
Sudipta Sarkar, Anubhav Adak, Dr. Virendra Singh, Dr. Kewal Saluja and Dr. Masahiro Fujita

DESIGN AUTOMATION FOR ACCELERATING APPLICATIONS ON FPGA-BASED CLUSTERS 495
Qiang Liu, Tim Todman, Kuen Hung Tsoi and Wayne Luk

A 64-CONTEXT MEMS OPTICALLY RECONFIGURABLE GATE ARRAY 499
Yuichiro Yamaji and Minoru Watanabe

MINIMALISTIC ARCHITECTURE FOR RECONFIGURABLE AUDIO BEAMFORMING 503
Dimitris Theodoropoulos, Georgi Kuzmanov and Georgi Gaydadjiev

Design Competition

FPGA IMPLEMENTATION OF A STRONG REVERSI PLAYER 507
Javier Olivito, Carlos González, Javier Resano

OTHELLO SOLVER BASED ON A SOFT-CORE MIMD PROCESSOR ARRAY 511
Takayuki Mabuchi, Takahiro Watanabe, Retsu Moriwaki, Yuji Aoyama, Amarjargal Gundjalam, Yuichiro Yamaji, Hironari Nakada, Minoru Watanabe

CARLOTHELLO : AN FPGA-BASED MONTE CARLO OTHELLO PLAYER 515
Miltiadis Smerdis, Pavlos Malakonakis, Apostolos Dollas