# TABLE OF CONTENTS

Electrical and Reliability Characterization of CuMn Self Forming Barrier Interconnects on Low k CDO Dielectrics ................................................................. 1
   Tejaswi Indukuri
Isobutyl Silane Precursors for SiCH Low-k Cap Layer Beyond the 22 nm Node: Analysis of Film Structure for Compatibility of Lower k-value and High Barrier Properties......................................................... 3
   Hideharu Shimizu
Bottom up deposition of advanced iPVD Cu process integrated with iPVD Ti and CVD Ru .............................................................. 5
   Tadahiro Ishizaka
A Robust Through-Silicon-Via (TSV) Middle Scheme for 3D Interconnects Technology ................................................................. 7
   Kwangjin Moon
Plasma-Enhanced Copper Seed Layer Deposition at Very Low Temperature by ALD ................................................................. 9
   Vincent Omarjee
Low k (k=3.0)/Cu Dual Damascene Process for Sub-40nm DRAM................................................................................................. 11
   Sang-Don Nam
ULSI Copper and Silver Interconnect Microstructure Based Image Enhancement Algorithm ................................................................. 13
   Pavel Livshits
Performance Improvement of Cu Dual-Damascene Interconnects by Seed Layer Enhancement ................................................. 15
   Chi-Feng Lin
Impact Of Increased Resistive Losses Of Metal Interconnects Upon ULSI Devices Reliability and Functionality ................................................................. 17
   Pavel Livshits
Modeling of TDDB in Advanced Cu Interconnect Systems Under BTS Conditions ................................................................. 19
   Petr Belsky
Silicon Precursor Development for Advanced Barriers ................................................................................................................................. 21
   Anu Mallikarjunan
Co Capping Layers for Cu/Low-k Interconnects ................................................................................................................................. 23
   Chih-Chao Yang
The Evolution and Analysis of Electrical Percolation Threshold in Nanometer Scale Thin Seed Layer Deposited by Electroless Plating ................................................................. 25
   Vadim Sabayev
Effect of Low Electron Barrier Height Elements Addition on Nickel Silicide Contact Resistance for Advanced Cmos ................................................................................................................................. 27
   Hung-Chang Hsu
Synthesis and Characterization of Templated Si—based Nanowires for Electrical Transport ................................................................. 29
   Jae Ho Lee
AMC Albany Abstract - Air Liquide ................................................................................................................................................................. 31
   Francois Doniat
Internal Repair for Plasma Damaged Low-k Films by Methylating Chemical Vapor ................................................................................................. 33
   Shuji Nagano
A Comprehensive Study for Advanced In-situ Contact Dry Cleaning ................................................................................................. 35
   T. C. Tsai
Improved Barrier Properties of Ru/TaSiN Stack on NiSi/Si for Copper Contact Technology ................................................................. 37
   Xin-Ping Qu
Digitally Controllable RF MEMS Inductor ................................................................................................................................................................. 39
   Atsushi Shirane
Competitive and Cost Effective Copper/Low-k Interconnect (BEOL) for 28nm CMOS Technologies ................................................................................................................................. 41
   Rod Augur
Spacer Based Double Patterning Challenges and Solutions for 15nm node Logic Applications ................................................................................................................................. 43
   Bencharki Mebarki
Effective Cu Surface Pre-treatment for High-reliable 22nm-node Cu Dual Damascene Interconnects with High Plasma Resistant Ultra Low-k Dielectric (k=2.2) ................................................................................................................................. 45
   Fuminori Ito
Chemical Vapor Deposition of Ruthenium-phosphorus Alloy Films for Cu Interconnect Applications: Impact of the Phosphorus Source ................................................................................................................................. 47
   John Ekerdt
A Novel Chip-to-Wafer (C2W) Three-dimensional (3D) Integration Approach Using a Template for Precise Alignment ................................................................................................................................. 49
   Qianwen Chen
Nipt Salicide Process Improvement for 28nm CMOS with Pt(10%) Additive ................................................................. 105
Jerander Lai

Investigation of PVD TiN Process for 28nm Hi-K PMOS Effective Work Function Enhancement ........................................... 107
James K Lin

Orientation and Stress Mapping in Post-Annealed and in situ Heating of Cu Through-Silicon Via (TSV) Samples using Synchrotron-based X-ray Microdiffraction ................................................................. 109
Arief Suriadi Budiman

Alkoxysilane Layers Compatible with Cu Deposition: Towards New Diffusion Barriers? ................................................... 111
Paul-Henri Haumesser

Copper Nanoparticles Generated in Situ in Imidazolium Based Ionic Liquids ................................................................. 113
Paul-Henri Haumesser

Highly Corrosion Resistant Bright Silver Metallization Deposited from a Neutral Cyanide-free Solution ......................................................... 115
Nick Fishelson

Radical Step Coverage Improvement in Directional Beam Target (DBT) Sputter ................................................................. 117
Young Chun Park

Copper Microstructure: Effect on Electromigration Void Evolution ...................................................................................... 119
Christian Witt

A Comparative Study of the Performance and the Power Consumption of VLSI Circuits Based on Cu RIE and Cu Damascene Interconnect Technologies ................................................................. 121
Song Yuan

Stress and Diffusion Resistance of Low Temperature CVD Dielectrics for Multi-TSVs on Bumpless Wafer-on-Wafer (WOW) Technology ............................................................................................................. 123
H. Kitada

Characterization of Local Strain around Through-Silicon Via Interconnects by Using X-ray Microdiffraction ......................... 125
Osamu Nakatsuka

Formation of TSV for the Stacking of Advanced Logic Devices Utilizing Bumpless Wafer-on-Wafer Technology ............................................ 127
Daniel L Diehl

Electromigration of Cu Interconnects Under AC and DC Test Conditions .......................................................................... 129
Roey Shaviv

Investigation of Ru-Mn Alloys As Self Forming Barrier / Seed Layers .................................................................................. 131
Henry Wojcik

Synergistic combinations of dielectrics and metallization process technology to achieve 28nm interconnect performance targets ............................................................................................................. 133
Andy Antonelli

Hi-K/Metal Gate ............................................................................................................................................................................. 134
Moshe Eisenberg

Metallization Opportunities and Challenges for Future Back-End-of-the-Line Technology ...................................................... 136
Cyril Cabral

Barrier-Seed Options for Advanced Interconnects From SFB to ALD ...................................................................................... 138
Florian Gstrein

Ultimate Limits of Conventional Barriers and Liners-Implications for the Extendibility of Copper Metallization ......................................................... 139
Eric Eisenbraun

An Application Driven Roadmap for 3D Technology ..................................................................................................................... 140
Marshal Pol

Deterministic Assembly of Functionalized Nanowires for Biosensors .................................................................................... 141
Theresa Mayer

All-solid-state Batteries: a Challenging Route Towards 3D-integration ................................................................................ 143
Peter Notten

Challenges in Green Nanoelectronics: Growing Expectations for Tsukuba Innovation Arena .................................................. 145
N. Yokoyama

Intel Growth Strategy ...................................................................................................................................................................... 147
T. Abe

Integration of EUV Patterned Interconnects ............................................................................................................................. 149
S. Demuynck

Improvement in Electrical Properties of Carbon Nanotube Via Interconnects ........................................................................ 152
M. Katagiri

Iridium Nanocrystal Thin Film Transistor Nonvolatile Memory with Asymmetric Tunnel Barrier ............................................. 154
T.-L. Lu
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Novel Slurry Injector Device for Chemical Mechanical Planarization</td>
<td>156</td>
</tr>
<tr>
<td>Electrochemical Etching of Ru Film Using an NH4Cl Solution with Neutral pH</td>
<td>158</td>
</tr>
<tr>
<td>Study of Cu-Inhibitor State for Post-CMP Cleaning</td>
<td>160</td>
</tr>
<tr>
<td>SiC-CMP Characteristics under High Pressure Gas Atmospheres Using Manganese Slurry</td>
<td>161</td>
</tr>
<tr>
<td>Cu CMP Process Control by Using Optical CD Measurement</td>
<td>163</td>
</tr>
<tr>
<td>Interconnect Process and Structure Toward 20 nm CMOS Generation and Beyond Featuring EUVL</td>
<td>165</td>
</tr>
<tr>
<td>Analysis of Sidewall Damage Layer in Low-k Film Using the Interline Dielectric Capacitance Measurements</td>
<td>167</td>
</tr>
<tr>
<td>Effects of Post-etching Treatment (PET) on Molecular-pore-stacking (MPS)/Cu Interconnects for 28 nm-node and beyond</td>
<td>169</td>
</tr>
<tr>
<td>Future of PECVD and Spin on low-k Materials</td>
<td>171</td>
</tr>
<tr>
<td>Structure-Modification Model of Porogen-Based Porous SiOC Film with UV Curing</td>
<td>173</td>
</tr>
<tr>
<td>Comparison of Restoration Effects between UV and Plasma-assisted Process</td>
<td>175</td>
</tr>
<tr>
<td>Patterning Integration Choices for High Performance Interconnects</td>
<td>177</td>
</tr>
<tr>
<td>Breakthrough Reduction of Low-k Damage with Cryoplasma Ashing</td>
<td>180</td>
</tr>
<tr>
<td>Enhancement of RIE Plasma Resistance of Porous Silica Low-k Films</td>
<td>182</td>
</tr>
<tr>
<td>Damage-inducing Mechanism in Low-k Films due to VUV, UV Radiation, Radical and Ion in Etching and Ashing Plasma</td>
<td>184</td>
</tr>
<tr>
<td>Electrical Characteristics of Novel Non-porous Low-k Dielectric Fluorocarbon on Cu Interconnects for 22 nm Generation and Beyond</td>
<td>186</td>
</tr>
<tr>
<td>In-situ Spectroscopic Ellipsometry in Supercritical CO2 Solutions and Its Application to Low-k Thin Film Characterization</td>
<td>188</td>
</tr>
<tr>
<td>Metallization for Integrated Circuits via Electroplating in Sc-CO2 Emulsion</td>
<td>190</td>
</tr>
<tr>
<td>Punch-through Process in the Sequence of Cu-Mn Deposition</td>
<td>193</td>
</tr>
<tr>
<td>Effect of Impurities and Microstructure of Cu Electroplating Films on Cu Interconnects Reliability Using CuAl Alloy Seed</td>
<td>195</td>
</tr>
<tr>
<td>Comparison of Process Options for Improving Electromigration in 28 nm Node Technologies and beyond</td>
<td>197</td>
</tr>
<tr>
<td>CVD Cobalt as an Enhancement Layer to Improve Cu/Low-k Interconnect Performance</td>
<td>199</td>
</tr>
<tr>
<td>Effect of Chemical Reaction on Cu Alloy/TaN Interfacial Toughness</td>
<td>201</td>
</tr>
<tr>
<td>An RF-MEMS Tunable Capacitor Using Quadruple Series Capacitor Structure and Brittle Material Springs</td>
<td>203</td>
</tr>
<tr>
<td>Digitally Controllable RF MEMS Inductor</td>
<td>205</td>
</tr>
<tr>
<td>3DIC TSV Stacking - Challenges and Opportunities</td>
<td>N/A</td>
</tr>
<tr>
<td>R&amp;D of Functionally Innovative 3D-Integrated Circuit Technology 2010</td>
<td>N/A</td>
</tr>
</tbody>
</table>
Invited (TBD) .............................................................................................................. N/A
T. K. Ku
New Generation of Cost-effective Seedless Technologies for Through Silicon Vias .................................................. 207
C. Truzzi
3D Integration Technology using Bumpless Wafer on Wafer (WOW) Stacking ................................................................. 209
T. Nakamura
Overview on 3D IC Packaging Technology Trend .................................................................................................................... N/A
K. C. Yee
TSV Technology for 3D Reconfigurable Chip (3D FlexChip) ................................................................................................... 212
K. Takeda
Formation and Evaluation of Electroless Barrier Films for High Aspect Ratio Through-Si Vias .................................................. 214
H. Miyake
Investigation of Total Thickness Variation for Wafer Stack Varied with Bonding Pressure and Adhesive Polymer Uniformity ........................................... 216
K. Sakamoto
Trend of Flash Memory and 3 Dimensional Technology ........................................................................................................... 218
R. Shirota
Formation of TSV for the Stacking of Advanced Logic Devices Utilizing Bumpless Wafer-on-Wafer Technology ................................................................. 221
D. Diehl
High Speed Copper CMP Slurry for TSV Application Based on AFM Analysis .................................................. 223
J. Amanokura
Bottom-up Deposition of Advanced iPVD Cu Process Integrated with iPVD Ti and CVD Ru ................................................................. 225
T. Ishizaka
Chemical Vapor Deposition of Copper Using Very Low-cost Cu (I) Precursor ................................................................. 227
I. Gunji
Prediction of Stress Induced Voiding Lifetime in Cu Damascene Interconnect by Computer Aided Vacancy Migration Analysis .......................................................................................... 229
H. Shigeyama
The Mechanical Properties of Nanocrystal Copper Thin Film ........................................................................................................ 231
K. S. Angkhirasakhp
Self-annealing at Room Temperature of Copper Electroplating by Additive Free Bath ................................................................. 233
E. Shinada
Mechanism Verification on the Electrochemical Migration of Fine Cu Wiring .................................................................................. 236
D. Komatsu
Improved Step Coverage of Cu Seed Layers by Magnetic Field Assisted Ionized Sputtering .................................................. 238
Y. Sakamoto
Radical Step Coverage Improvement in Directional Beam Target (DBT) Sputter ................................................................. 240
J. T. Kim
Structural and Electrical Characteristics of Cu-Mn/SiOC/Si ........................................................................................................ 242
S. M. Chung
Thermal Performance of a New Cu Alloy Film for Advanced Interconnects .................................................................................. 243
C. H. Lin
Characteristics of ZrNx Films Prepared by Radical Reaction of Sputtered Zr .................................................................................. 246
M. Sato
Plasma-enhanced Atomic Layer Deposition of TaCx films Using a New Ta Precursor and H2 Plasma; Applications to Diffusion Barrier for Cu Metallization and Metal Gate for NMOS .................................................. 248
T.-H. Kim
Atomic Layer Deposition of Thin VNx Film from TDEAV Precursor ................................................................................................. 250
M.B. Takeyama
Atomic Layer Deposition of Novel Ru-Al-O Thin Films for Seedless Copper Electroplating Applications ................................................................. 252
T.-H. Cheon
Improvement of the Performance of Ru Diffusion Barrier against Cu by Incorporating Very Thin WNx Thin Films for Cu Metallization .................................................................................. 254
W. Sari
Formation of Palladium Silicide Thin Layers on Si (110) Substrates ................................................................................................. 256
R. Suryana
Chemical Vapor Deposition of Nanocarbon on Electroless Ni-B Alloy Catalyst .................................................................................. 258
T. Tanaka
GeSbTe Composition in Minute Hole Filled by Chemical Vapor Deposition for Phase Change Memory .................................................................................. 260
H. Machida
Magnetic Properties of Fe-Pt Alloy Films Electrodeposited from a Bath Containing a Trivalent Iron Salt

T. Kamo

A Study on Electrical Etching Methods on the Surface of an Ag Nanowire for Detecting Ammonia Vapor

J. Kwon

Highly Hermetic Barrier Low-k SiC ($k<3.5$) by Using New Precursor for 28 nm-Node Devices and beyond

C. Kobayashi

First Evaluation of New Advanced SOG 2.0 Low-k Material

E.A. Smirnov

Influence of the UV Cure on Advanced PECVD low k Materials

P. Verdunck

BEOL Reliability Improvement by Enhancing Porous SiCOH Dielectric’s Mechanical Strength without Increasing RC Delay for 45 nm and beyond

B.-S. Tsai

A Wafer-level Reliability Evaluation of the Cu/Low-k Wiring

H. Kawakami

Slurry Supplying Method for Large Quartz Glass Substrate Polishing

P. Khajornrungruang

Characteristics of Silicon CMP Performed in Various High Pressure Atmospheres, - Development of a New Double-side Simultaneous CMP Machine Housed in a High Pressure Chamber -

K. Kitamura

Development on Original End Point Detection Utilizing Eddy Current Variation by Skin Effect in Chemical Mechanical Polishing

T. Fujita

Tribological and Kinetic Characterization of 300-mm Copper Chemical Mechanical Planarization Process

Z. Han

CMP Characteristic on Crystal Orientations of Single-crystal Si and High-precision Planarization

S. Yoshiura

Effect of Temperature on Pad Surface Contact Area in Chemical Mechanical Planarization

Y. Jiao

Electrochemical Reactions during Ru CMP and Safety Considerations

S. Shima

Disappearance of Barrier Metal during Cu CMP Processing and Its Mechanism

H. Asano

The Studies of Ru-CMP Process Development for 22 nm Node and Beyond

T. Nomura

Study on Sapphire Chemical Mechanical Polishing using Mixed Abrasive Slurry with Fullerenol

K. Suzuki

Semiconductor Device Cleaning with Liquid Aerosol Nozzle using Rotary Atomizer Method

Y. Seike

Application of Novel Ultrasonic Cleaning Equipment Using Waveguide Mode for Single-Wafer Cleaning Process

K. Suzuki

Tribological Effects of Brush Scrubbing in Post-CMP Cleaning on the Electrical Characteristics in the Novel Non-porous Low-k Dielectric on Cu Interconnects

X. Gu

Evaluation of Cu-CMP Corrosion Caused by Different Density Pattern Connection

K. Okutani

New Corrosion Inhibitor for Post Cu-CMP Cleaning Solution

Y. Murakami

Diamond Conditioner Microwear Effect on Pad Surface Height Distribution in Tungsten Chemical Mechanical Polishing

Y. Yamada

Quantification of Asperity’s Conditions on Pad Surface with Diamond Conditioner

K. Kadomura

Investigation of Effects of CMP Conditioner Aggressiveness on Oxide and Cu Wafer Removal Rates

T. Hwang

Author Index