2011 16th Asia and South Pacific Design Automation Conference

(ASP-DAC 2011)

Yokohama, Japan
25-28 January 2011
TABLE OF CONTENTS

Analog Circuit Verification by Statistical Model Checking .......................................................... 1
Ying-Chih Wang, Anvesh Komuravelli, Paolo Zuliani, Edmund M. Clarke

FSM Model Abstraction for Analog/Mixed-Signal Circuits by Learning from I/O Trajectories .......... 7
Chenjie Gu, Jiajeet Roychowdhury

A Structured Parallel Periodic Arnoldi Shooting Algorithm for RF-PSS Analysis based on GPU Platforms .......................................................................................................................... 13
Xue-Xin Liu, Hao Yu, Jacob Relles, Sheldon X. D. Tan

Hierarchical Exact Symbolic Analysis of Large Analog Integrated Circuits by Symbolic Stamps ........ 19
Hui Xu, Guoyong Shi, Xiaoapeng Li

Geometry Variations Analysis of TiO2 Thin-Film and Spintronic Memristors ............... 25
Miao Hu, Hai Li, Yiran Chen, Xiaobin Wang, Robinson E. Pino

AdaMS: Adaptive MLC/SLC Phase-Change Memory Design for File Storage .......................... 31
Xiangyu Dong, Yuan Xie

System Accuracy Estimation of SRAM-based Device Authentication ................................. 37
Joonsoo Kim, Joonsoo Lee, Jacob A. Abraham

On-Chip Hybrid Power Supply System for Wireless Sensor Nodes ....................................... 43
Wulong Liu, Yu Wang, Wei Liu, Yuchun Ma, Yuan Xie, Huazhong Yang

A Moment-Matching Scheme for the Passivity-Preserving Model Order Reduction of Indefinite Descriptor Systems with Possible Polynomial Parts .......... 49
Zheng Zhang, Qing Wang, Ngai Wong, Luca Daniel

Balanced Truncation for Time-Delay Systems Via Approximate Gramians ......................... 55
Xiang Wang, Qing Wang, Zheng Zhang, Quan Chen, Ngai Wong

Efficient Sensitivity-Based Capacitance Modeling for Systematic and Random Geometric Variations .......... 61
Yu Bi, P. Harpe, N. P. Van Der Meijt

Parallel Statistical Capacitance Extraction of On-Chip Interconnects with an Improved Geometric Variation Model ......................................................................................... 67
Wenjian Yu, Chao Hu, Wangyang Zhang

A H.264/MPEG-2 Dual Mode Video Decoder Chip Supporting Temporal/Spatial Scalable Video .................................................. 73

A Gate-level Pipelined 2.97GHz Self Synchronous FPGA in 65nm CMOS ............................... 75
Benjamin Devlin, Makoto Ikeda, Kunihiro Asada

A 4.32 mm² 170mW LDPC Decoder in 0.13μm CMOS for WiMax/Wi-Fi Applications .................. 77
Dan Bao, Chuan Wu, Yan Yang, Yun Chen, Xiao Yang Zeng

All-Digital PMOS and NMOS Process Variability Monitor Utilizing Buffer Ring with Pulse Counter .......... 79
Jaehyun Jeong, Tetsuya Iizuka, Toru Nakura, Makoto Ikeda, Kunihiro Asada

Jitter Amplifier for Oscillator-Based True Random Number Generator ................................ 81
Takemiko Amaki, Masanori Hashimoto, Takao Ono

A 65nm Flip-Flop Array to Measure Soft Error Resiliency against High-Energy Neutron and Alpha Particles .............................................................................................................. 83
J. Furtado, C. Hamanaka, K. Kobayashi, H. Onodera

Dual-Phase Pipeline Circuit Design Automation with a Built-in Performance Adjusting Mechanism .................................................. 85
Yu-Tzu Tsai, Cheng-Chih Tsai, Cheng-An Chien, Ching-Hwa Cheng, Jiu-In Guo

Geyser-2: The Second Prototype CPU with Fine-grained Run-time Power Gating .................. 87

An Implementation of an Asynchronous FPGA Based on LEDR/Four-Phase-Dual-Rail Hybrid Architecture ................................................................................................................ 89
Yoshiya Komatsu, Shota Ishihara, Masanori Harayama, Michitaka Kameyama

Design and Chip Implementation of a Heterogeneous Multi-core DSP ...................................... 91
Shuming Chen, Xiaowen Chen, Yi Xu, Jianzhuang Lu, Xiangyu Fan, Shenggeng Chen

A Low-Power Management Technique for High-Performance Domino Circuits .......... 93
Yu-Tzu Tsai, Cheng-Chih Tsai, Cheng-An Chien, Ching-Hwa Cheng, Jiu-In Guo

Design and Evaluation of Variable Stages Pipeline Processor Chip .......................................... 95
Tomoyuki Nakabayashi, Takahiro Sasaki, Kazuhi Okino, Toshio Kondo
TurboVG: A HW/SW Co-Designed Multi-Core OpenVG Accelerator for Vector Graphics

Applications with Embedded Power Profiler .............................................................. 97

Shuo-Hung Chen, Hsiao-Mei Lin, Ching-Chou Hsieh, Chih-Tsun Huang, Jing-Jia Liu, Yeh-Ching Chang

Design and Implementation of a High Performance Closed-Loop MIMO Communications with Ultra

Low Complexity Handset......................................................................................... 99

Yu-Han Yuan, Wei-Ming Chen, Hsi-Pin Mu

A 58-63.6GHz Quadrature PLL Frequency Synthesizer Using Dual-Injection Technique ......................................................... 101

Ahmed Muta, Rui Murakami, Takahiro Sato, Win Chatipras, Kenichi Okada, Akira Matsuzawa

An Ultra-Low-Voltage LC-VCO with a Frequency Extension Circuit for Future 0.5-V Clock

Generation ................................................................................................................. 103

Wei Deng, Kenichi Okada, Akira Matsuzawa

A 32Gbps Low Propagation Delay 4×4 Switch IC for Feedback-Based System in 0.13µm CMOS

Technology ............................................................................................................... 105

Yu-Hao Hsu, Yang-Syu Lin, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu, Fan-Ta Chen, Min-Sheng Kao, Wei-Chih Lai, Yarsun Hu

A Fully Integrated Shock Wave Transmitter with an On-Chip Dipole Antenna for Pulse Beam-Formability in 0.18-µm CMOS......................................................... 107

Nguyen Ngoc Mai Khanh, Masahiro Sasaki, Kunihiro Asada

An On-Chip Characterizing System for Within-Die Delay Variation Measurement of Individual

Standard Cells in 65-nm CMOS .............................................................................. 109

Xin Zhang, Koichi Ishida, Makoto Takamiya, Takayasu Sakurai

Robust and Efficient Baseband Receiver Design for MB-OFDM UWB System ........................................................... 111

Wen Fan, Chiu-Sing Choy

A 95-nA, 523ppm/°C, 0.6µW CMOS Current Reference Circuit with Subthreshold MOS Resistor

Ladder ....................................................................................................................... 113

Yuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa

A 80-400 MHz 74 dB-DR Gm-C Low-Pass Filter with a Unique Auto-Tuning System ...................................................... 115

Ting Gao, Wei Li, Ning Li, Junyan Ken

An Adaptively Biased Low-Dropout Regulator with Transient Enhancement ................................................................. 117

Chenchang Zhan, Wing-Hung Ki

A Low-Power Triple-Mode Sigma-Delta DAC for Reconfigurable (WCDMA/TD-SCDMA/GSM)

Transmitters........................................................................................................... 119

Dong Qin, Ting Yi, Zhiliang Hong

A Simple Non-coherent Solution to the UWB-IR Communication................................. 121

Mohiuddin Hafiz, Nobuo Sasaki, Kentaro Kimoto, Takamuro Kitakawa

Thermally Optimal Stop-Go Scheduling of Task Graphs with Real-Time Constraints .................. 123

Pratyush Kumar, Lothar Thiele

Register Allocation for Write Activity Minimization on Non-volatile Main Memory .................. 129

Yazhi Huang, Tianqian Liu, Chun Jason Xae

Leakage Conscious DVS Scheduling for Peak Temperature Minimization ....................... 135

Vivek Chaturvedi, Gang Quan

Reconfiguration-aware Real-Time Scheduling under QoS Constraint .............................. 141

Hessam Kooti, Deepak Mishra, Eli Bozorgzadeh

Template-based Memory Access Engine for Accelerators in SoCs ................................. 147

Bin Li, Zhen Fang, Ravi Iyer

Realization and Performance Comparison of Sequential and Weak Memory Consistency Models in

Network-on-Chip based Multi-core Systems .................................................................. 154

Abdul Naeem, Xiaowen Chen, Zhonghai Li, Axel Jantsch

Network-on-Chip Router Design with Buffer-Stealing ................................................ 160

Wan-Ting Su, Jih-Sheng Shen, Pao-Ann Hsiung

Minimizing Buffer Requirements for Throughput Constrained Parallel Execution of Synchronous

Dataflow Graph .................................................................................................... 165

Tae-Ho Shin, Hyunok Oh, Soonhooi Ha

A Fast Approximation Technique for Power Grid Analysis ............................................. 171

Mysore Sriniv

Equivalent Lumped Element Models for Various n-Port Through Silicon Vias Networks ....................... 176

Khaleed Salah, Hani Ragai, Yehhea Ismail, Alaa El Rouby

Clock Tree Optimization for Electromagnetic Compatibility (EMC) .................. 184

Xiaochu Hu, Matthew R. Gathaus

Pulser Gating: A Clock Gating of Pulsed-Latch Circuits ........................................... 190

Sangmin Kim, Inhak Han, Seungwhun Paik, Youngsoo Shin
# Circuit Design Challenges in Embedded Memory and Resistive RAM (RRAM) for Mobile SoC and 3D-IC

Meng-Fan Chang, Pi-Feng Chiu, Shyh-Shyuan Shew

Emerging Sensing Techniques for Emerging Memories

Yiran Chen, Hai Li

A Frequent-Value Based PRAM Memory Architecture

Guangyu Sun, Dimin Niu, Jin Ouyang, Yuan Xie

Two-Terminal Resistive Switches (Memristors) for Memory and Logic Applications

Wei Lu, Kad-Hwan Kim, Ting-Chang, Siddharth Gaba

Co-design of Cyber-Physical Systems via Controllers with Flexible Delay Constraints

Dip Goswami, Reinhard Schneider, Samarjit Chakraborty

Enhanced Heterogeneous Code Cache Management Scheme for Dynamic Binary Translation

Ang-Chih Hsieh, Chun-Cheng Liu, Tingting Huang

Fast Hybrid Simulation for Accurate Decoded Video Quality Assessment on MPSoC Platforms with Resource Constraints

Deepak Gangadhara, Samarjit Chakraborty, Roger Zimmermann

On the Interplay of Loop Caching, Code Compression, and Cache Configuration

Marisha Rawlins, Ann Gordon-Ross

Path Criticality Computation in Parameterized Statistical Timing Analysis

Jaeyong Chung, Jinjun Xiong, Vladimir Zolotov, Jacob A. Abraham

Run-Time Adaptable On-Chip Thermal Triggers

Pratyush Kumar, David Atienza

Rethinking Thermal Via Planning with Timing-Power-Temperature Dependence for 3D ICs

Kan Wang, Yuchun Ma, Sheqin Dong, Yu Wang, Xianlong Hong, Jason Cong

The Impact of Inverse Narrow Width Effect on Sub-threshold Device Sizing

Jun Zhou, Senthil Jayapal, Jan Stuyt, Jos Huiskes, Harmke De Groot

Post-silicon Bug Detection for Variation Induced Electrical Bugs

Ming Gao, Peter Plisheness, Kwang-Ting (Tim) Cheng

Diagnosis-assisted Supply Voltage Configuration to Increase Performance Yield of Cell-Based Designs

Jing-Jia Liou, Ying-Yen Chen, Chun-Chia Chen, Chung-Yen Chien, Kuo-Li Wu

Run-Time Adaptive Performance Compensation using On-chip Sensors

Masanori Hashimoto

The Alarms Project: A Hardware/Software Approach to Addressing Parameter Variations

David Brooks

Automatic Formal Verification of Reconfigurable DSPs

Miroslav N. Velev, Ping Gao

SoC HW/SW Verification and Validation

Chung-Yang (Rico) Huang, Yu-Fan Yen, Chih-Jen Hsu, Thomas K. Huang, Ting-Mao Chang

Utilizing High Level Design Information to Speed Up Post-silicon Debugging

Masahiro Fujita

From RTL to Silicon: The Case for Automated Debug

Andreas Veneris, Brian Keng, Sean Safarpour

Multi-Core Parallel Simulation of System-Level Description Languages

Rainer Domer, Weiwei Chen, Xu Han, Andreas Gerstlauer

Variation-aware Logic Mapping for Crossbar Nano-architectures

Masoud Zamani, Mehdi B. Tahoori

Routing with Graphene Nanoribbons

Tan Yan, Qiang Ma, Scott Chilstedt, Martin D. F. Wong, Deming Chen

ILP-Based Inter-Die Routing for 3D Ics

Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, Chien-Nan Jimmy Liu

CELONCEL: Effective Design Technique for 3-D Monolithic Integration Targeting High Performance Integrated Circuits

Shashikanth Bobba, Ashutosh Chakraborty, Olivier Thomas, Perrine Batude, Thomas Ernst, Olivier Faynot, David Z. Pan, Giovanni De Micheli

OPAL: A Multi-Layer Hybrid Photonic NoC for 3D Ics

Sudeep Pasricha, Shrirish Babirat

Enabling Quality-of-Service in Nanophotonic Network-on-Chip

Jin Ouyang, Yuan Xie

Vertical Interconnects Squeezing in Symmetric 3D Mesh Network-on-Chip

Cheng Liu, Lei Zhang, Yinhe Han, Xiaowei Li
Power-efficient Tree-based Multicast Support for Networks-on-Chip ................................................................. 363
    Wenmin Hu, Zhonghao Lu, Axel Jantsch, Hengzha Liu

Area-Efficient FPGA Logic Elements: Architecture and Synthesis ................................................................. 369
    Jason H. Anderson, Qiang Wang

Selectively Patterned Masks: Structured ASIC with Asymptotically ASIC Performance ................................. 376
    Donkyu Baek, Insup Shin, Seungwhan Paik, Youngsoo Shin

A Robust ECO Engine by Resource-Constraint-Aware Technology Mapping and Incremental Routing Optimization ........................................................................................................ 382
    Shao-Lun Huang, Chii-An Wu, Kai-Fu Tang, Chang-Hong Hsu, Chung-Yang (Ric) Huang

SETmap: A Soft Error Tolerant Mapping Algorithm for FPGA Designs with Low Power ................................. 388
    Chi-Chen Peng, Chen Dong, Deming Chen

All-out Fight against Yield Losses by Design-manufacturing Collaboration in Nano-lithography Era .................. 395
    Soichi Inoue, Sachiko Kobayashi

EUV Lithography: Prospects and Challenges ...................................................................................................... 402
    Sam Sivakumar

Future Electron-Beam Lithography and Implications on Design and CAD Tools ............................................. 403
    Jack J. H. Chen, Faruk Krecinic, Jen-Hom Chen, Raymond P. S. Chen, Burn J. Lin

Exploration of VLSI CAD Researches for Early Design Rule Evaluation ....................................................... 405
    Chul-Hong Park, David Z. Pan, Kevin Lucas

Handling Dynamic Frequency Changes in Statically Scheduled Cycle-Accurate Simulation ............................ 407
    Marius Gilgor, Frederic Petrot

Coarse-grained Simulation Method for Performance Evaluation of Shared Memory System ............................ 413
    Ryo Kawahara, Kenta Nakamura, Kouichi Ono, Takeo Nakada, Yoshifumi Sakamoto

T-SPaCS – A Two-Level Single-Pass Cache Simulation Methodology ............................................................ 419
    Wei Zhang, Ann Gordon-Ross

Fast Data-Cache Modeling for Native Co-Simulation .......................................................................................... 425
    Héctor Posadas, Luis Diaz, Eugenio Villar

On the Design and Analysis of Fault Tolerant NoC Architecture Using Spare Routers ................................. 431
    Yang-Chang Chang, Ching-Te Chiu, Shih-Yin Lin, Chung-Kai Liu

A Resilient On-chip Router Design Through Data Path Salvaging ................................................................. 437
    Cheng Liu, Lei Zhang, Yinhe Han, Xiaowei Li

NS-FTR: A Fault Tolerant Routing Scheme for Networks on Chip with Permanent and Runtime Intermittent Faults .................................................................................................................. 443
    Sudeep Pasricha, Yong Zou

A Thermal-aware Application Specific Routing Algorithm for Network-on-Chip Design ............................... 449
    Zhilang Qian, Chihying Tsai

An Efficient Hybrid Engine to Perform Range Analysis and Allocate Integer Bit-widths for Arithmetic Circuits .............................................................................................................................. 455
    Yu-Pang, Kataryzna Radecka, Zelfko Zilic

Register Pressure Aware Scheduling for High Level Synthesis ........................................................................... 461
    Rami Beidas, Wai Sam Mong, Jianwen Zhu

Parallel Cross-Layer Optimization of High-Level Synthesis and Physical Design ........................................ 467
    James Williamson, Yinghai Lu, Li Zhang, Hai Zhou, Xuan Zeng

Network Flow-based Simultaneous Retiming and Slack Budgeting for Low Power Design ............................ 473
    Bei Yu, Sheqin Dong, Yuchao Ma, Tao Lin, Yu Wang, Song Chen, Satoshi Goto

Managing Complexity in Design Debugging with Sequential Abstraction and Refinement ................................ 479
    Brian Keng, Andreas Veneris

Facilitating Unreachable Code Diagnosis and Debugging .................................................................................. 485
    Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo

Deterministic Test for the Reproduction and Detection of Board-Level Functional Failures ............................ 491
    Hongxia Fang, Zhiyuan Wang, Xini Gu, Krishnendu Chakraborty

Equivalence Checking of Scheduling with Speculative Code Transformations in High-Level Synthesis ............ 497
    Chi-Hui Lee, Che-Hua Shih, Juin-Dar Huang, Jing-Yang Jou

An Optimal Algorithm for Allocation, Placement, and Delay Assignment of Adjustable Delay Buffers for Clock Skew Minimization in Multi-Voltage Mode Designs ............................................. 503
    Kyuwoong Lim, Taewhan Kim

On Applying Erroneous Clock Gating Conditions to Further Cut Down Power .................................................. 509
    Tak-Kei Lam, Xiaoping Yang, Wai-Chung Tang, Yu-Liang Wu

Low Power Discrete Voltage Assignment Under Clock Skew Scheduling .................................................... 515
    Li Li, Jian Sun, Yinghai Lu, Hai Zhou, Xuan Zeng

A Practical Method for Multi-Domain Clock Skew Optimization ...................................................................... 521
    Yanling Zhi, Hai Zhou, Xuan Zeng
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Efficient Multi-Layer Obstacle-Avoiding Preferred Direction Rectilinear Steiner Tree Construction</td>
<td>527</td>
</tr>
<tr>
<td>Jia-Ru Chuang, Jai-Ming Lin</td>
<td></td>
</tr>
<tr>
<td>Cut-Demand Based Routing Resource Allocation and Consolidation for Routability Enhancement</td>
<td>533</td>
</tr>
<tr>
<td>Fong-Yuan Chang, Sheng-Hsiung Chen, Ren-Song Tsay, Wai-Kei Mak</td>
<td></td>
</tr>
<tr>
<td>Negotiation-Based Layer Assignment for Via Count and Via Overflow Minimization</td>
<td>539</td>
</tr>
<tr>
<td>Wen-Hao Liu, Yih-Lang Li</td>
<td></td>
</tr>
<tr>
<td>Wire Synthesizable Global Routing for Timing Closure</td>
<td>545</td>
</tr>
<tr>
<td>Michael D. Moffitt, C. N. Sze</td>
<td></td>
</tr>
<tr>
<td>Biological Information Sensing Technologies for Medical, Health Care, and Wellness Applications</td>
<td>551</td>
</tr>
<tr>
<td>Masaharu Imai, Yoshinori Takeuchi, Keishi Sakamushi, Hirofumi Iwato</td>
<td></td>
</tr>
<tr>
<td>Ultra-Low Power Microcontrollers for Portable, Wearable, and Implantable Medical Electronics</td>
<td>556</td>
</tr>
<tr>
<td>Srinivasa R. Srithara</td>
<td></td>
</tr>
<tr>
<td>Human++: Wireless Autonomous Sensor Technology for Body Area Networks</td>
<td>561</td>
</tr>
<tr>
<td>Healthcare of an Organization: Using Wearable Sensors and Feedback System for Energizing Workers</td>
<td>567</td>
</tr>
<tr>
<td>Koji Ara, Tomoaki Akimoto, Nobuo Sato, Satomi Tsuji, Miki Hayakawa, Yoshihiro Wakisaka, Norio Ohkubo, Rieko Otsuka, Fumiko Beniyama, Norihiko Moriwaki, Kazuo Yano</td>
<td></td>
</tr>
<tr>
<td>A Polynomial-Time Custom Instruction Identification Algorithm Based on Dynamic Programming</td>
<td>573</td>
</tr>
<tr>
<td>Janwhan Ahn, Imyoung Lee, Kiyoungh Choi</td>
<td></td>
</tr>
<tr>
<td>Exploring the Fidelity-Efficiency Design Space using Imprecise Arithmetic</td>
<td>579</td>
</tr>
<tr>
<td>Jiawei Huang, John Lach</td>
<td></td>
</tr>
<tr>
<td>Throughput Optimization for Latency-Insensitive System with Minimal Queue Insertion</td>
<td>585</td>
</tr>
<tr>
<td>Jian-Dar Huang, Yi-Hang Chen, Yu-Chien Ho</td>
<td></td>
</tr>
<tr>
<td>A Fast and Effective Dynamic Trace-based Method for Analyzing Architectural Performance</td>
<td>591</td>
</tr>
<tr>
<td>Yi-Siou Chen, Lih-Yih Chiao, Hsuan-Hsiung Chang</td>
<td></td>
</tr>
<tr>
<td>Controlling NBTI Degradation during Static Burn-in Testing</td>
<td>597</td>
</tr>
<tr>
<td>Ashutosh Chakraborty, David Z. Pan</td>
<td></td>
</tr>
<tr>
<td>A Fine-Grained Technique of NBTI-Aware Voltage Scaling and Body Biasing for Standard Cell Based Designs</td>
<td>603</td>
</tr>
<tr>
<td>Yongho Lee, Taewhan Kim</td>
<td></td>
</tr>
<tr>
<td>NBTI-Aware Power Gating Design</td>
<td>609</td>
</tr>
<tr>
<td>Meng-Chao Lee, Yu-Guang Chen, Ding-Kei Huang, Shih-Chieh Chang</td>
<td></td>
</tr>
<tr>
<td>Robust Power Gating Reactivation By Dynamic Wakeup Sequence Throttling</td>
<td>615</td>
</tr>
<tr>
<td>Tung-Yeh Wu, Shih-Hsin Hu, Jacob A. Abraham</td>
<td></td>
</tr>
<tr>
<td>Robust Clock Tree Synthesis with Timing Yield Optimization for 3D-ICs</td>
<td>621</td>
</tr>
<tr>
<td>Jae-Seok Yang, Jiwoo Pak, Xin Zhao, Sung Kyu Lim, David Z. Pan</td>
<td></td>
</tr>
<tr>
<td>Track Routing Optimizing Timing and Yield</td>
<td>627</td>
</tr>
<tr>
<td>X. Gao, L. Macchiarulo</td>
<td></td>
</tr>
<tr>
<td>Simultaneous Redundant Via Insertion and Line End Extension for Yield Optimization</td>
<td>633</td>
</tr>
<tr>
<td>Shing-Tung Lin, Kuang-Yao Lee, Ting-Chi Wang, Cheng-Kok Koh, Kai-Yuan Chao</td>
<td></td>
</tr>
<tr>
<td>Pruning-based Trace Signal Selection Algorithm</td>
<td>639</td>
</tr>
<tr>
<td>Kang Zhao, Jiniun Buan</td>
<td></td>
</tr>
<tr>
<td>Temporal and Spatial Isolation in a Virtualization Layer for Multi-core Processor based Information Appliances</td>
<td>645</td>
</tr>
<tr>
<td>Tatsuo Nakajima, Yuki Kinebuchi, Hiromasa Shimada, Alexandre Courbot, Tsung-Han Lin</td>
<td></td>
</tr>
<tr>
<td>Mathematical Limits of Parallel Computation for Embedded Systems</td>
<td>653</td>
</tr>
<tr>
<td>Jason Loew, Jesse Elwell, Dmitry Ponomarev, Patrick H. Madden</td>
<td></td>
</tr>
<tr>
<td>An Enhanced Leakage-Aware Scheduler for Dynamically Reconfigurable FPGAs</td>
<td>661</td>
</tr>
<tr>
<td>Jen-Wei Hsieh, Yuan-Hao Chang, Wei-Li Lee</td>
<td></td>
</tr>
<tr>
<td>Power Management Strategies in Data Transmission</td>
<td>668</td>
</tr>
<tr>
<td>Tiefei Zhang, Ying-Jheng Chen, Che-Wei Chang, Chuan-Yue Yang, Wei-Wei Kuo, Tianzhou Chen</td>
<td></td>
</tr>
<tr>
<td>Robust Spatial Correlation Extraction with Limited Sample via L1-Norm Penalty</td>
<td>677</td>
</tr>
<tr>
<td>Mingzhi Gao, Zuocang Ye, Daifei Zeng, Yan Wang, Zhiping Yu</td>
<td></td>
</tr>
<tr>
<td>Device-Parameter Estimation with On-chip Variation Sensors Considering Random Variability</td>
<td>683</td>
</tr>
<tr>
<td>Ken-Ichi Shinkai, Masanori Hashimoto</td>
<td></td>
</tr>
<tr>
<td>Accounting for Inherent Circuit Resilience and Process Variations in Analyzing Gate Oxide Reliability</td>
<td>689</td>
</tr>
<tr>
<td>Jianxin Fang, Sachin S. Sapatnekar</td>
<td></td>
</tr>
<tr>
<td>Variation-Tolerant and Self-Repair Design Methodology for Low Temperature Polycrystalline Silicon Liquid Crystal and Organic Light Emitting Diode Displays</td>
<td>695</td>
</tr>
<tr>
<td>Chih-Hsiang Ho, Chao Lu, Debabrata Mohapatra, Kaushik Roy</td>
<td></td>
</tr>
</tbody>
</table>
A Physical-Location-Aware Fault Redistribution for Maximum IR-Drop Reduction ................................................................. 701
  Fu-Wei Chen, Shih-Liang Chen, Yung-Sheng Lin, Tungting Hwang

On the Impact of Gate Oxide Degradation on SRAM Dynamic and Static Write-ability .......................................................... 707
  Vikas Chandra, Robert Atken

A Self-Testing and Calibration Method for Embedded Successive Approximation Register ADC .................................................. 713
  Xuan-Lan Huang, Feng-Ying Kang, Hsin-Ming (Sherman) Chang, Jian-Lung Huang, Yang-Fa Chou, Yang-Pin Lee, Ding-Ming Kwai, Cheng-Wen Wu

On-chip Dynamic Signal Sequence Slicing for Efficient Post-Silicon Debugging ................................................................. 719
  Yeonhek Lee, Takeshi Matsumoto, Masahiro Fujita

AVS-Aware Power-Gate Sizing for Maximum Performance and Power Efficiency of Power-Constrained Processors ................................................. 725
  Abhishek Sinkar, Nam Sung Kim

Energy/Reliability Trade-offs in Fault-Tolerant Event-Triggered Distributed Embedded Systems ............................................. 731
  Junhe Gan, Flavius Gruian, Paul Pop, Jan Madsen

Profile Assisted Online System-Level Performance and Power Estimation for Dynamic Reconfigurable Embedded Systems .............. 737
  Jingqing Ma, Roman Lysecky

Battery-Aware Task Scheduling in Distributed Mobile Systems with Lifetime Constraint ....................................................... 743
  Jiayin Li, Meikang Qiu, Jian-Wei Niu, Tianshou Chen

Advanced System LSIs for Home 3D System ................................................................. 749
  Takao Suzuki

Development of Low Power and High Performance Application Processor (T6G) for Multimedia Mobile Applications .................................................. 755
  Yoshiyuki Kitasho, Yu Kikuchi, Takayoshi Shimazawa, Yasuo Ohara, Masafumi Takahashi, Yoshio Masubuchi, Yukihito Oowaki

Design Constraint of Fine Grain Supply Voltage Control LSI ................................................................................................. 760
  Atsuki Inoue

FPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design ................................................................. 766
  Masaru Takahashi

An RTL-to-GDS2 Design Methodology for Advanced System LSI .......................................................................................... 770
  Nobuyuki Nishiguchi

High Performance Lithographic Hotspot Detection using Hierarchically Refined Machine Learning ............................................. 777
  Duo Ding, Andres J. Torres, Fedor G. Pikus, David Z. Pan

Rapid Layout Pattern Classification ................................................................................................................................. 781
  Jen-Yi Wu, Fedor G. Pikus, Andres Torres, Malgorzata Marek-Sadowska

Mask Cost Reduction with Circuit Performance Consideration for Self-Aligned Double Patterning ............................................. 787
  Hongbo Zhang, Yuelin Du, Martin D. F. Wong, Kai-Yuan Chao

Post-Routing Layer Assignment for Double Patterning ........................................................................................................ 793
  Jian Sun, Yinghai Lu, Hai Zhou, Xuan Zeng

Fault Simulation and Test Generation for Clock Delay Faults ............................................................................................... 799
  Yoshinobu Higami, Hiroshi Takahashi, Shin-Ya Kobayashi, Kewal K. Saluja

Compression-Aware Capture Power Reduction for At-Speed Testing ......................................................................................... 806
  Jia Li, Qiang Xu, Dong Xiang

Fault Diagnosis Aware ATE Assisted Test Response Compaction .......................................................................................... 812
  J. M. Howard, S. M. Reddy, I. Pomeranz, B. Becker

Secure Scan Design Using Shift Register Equivalents against Differential Behavior Attack .......................................................... 818
  Hideo Fujiwara, Katsuya Fujiwara, Hideo Tamamoto

An Efficient Algorithm of Adjustable Delay Buffer Insertion for Clock Skew Minimization in Multiple Dynamic Supply Voltage Designs ................................................................. 825
  Kwan-Yu Lin, Hong-Ting Lin, Tsung-Yi Ho

An Integer Programming Placement Approach to FPGA Clock Power Reduction ............................................................................. 831
  Alireza Rakhshanfar, Jason H. Anderson

Row-Based Area-Array I/O Design Planning in Concurrent Chip-Package Design Flow ............................................................................. 837
  Ren-Jie Lee, Hung-Ming Chen

A Provably Good Approximation Algorithm for Rectangle Escape Problem with Application to PCB Routing .................................................. 843
  Qiang Ma, Hui Kong, Martin D. F. Wong, Evangeline F. Y. Young

Author Index
