2010 5th International Design and Test Workshop

(IDT 2010)

Abu Dhabi, United Arab Emirates
14-15 December 2010
Table of Contents

Welcome Message from the Chairs iii

IDT’10 Committees iv

Table of Contents vii

Conference Inauguration Speech xi
H. E. Dr. Mugheer AlKhaili

Conference Keynote Addresses

Electronics for energy management ................................................................. xii
Bernard Courtois

Strategies for Managing SOC IP in Advanced Process Nodes........................ xii
Yervant Zorian

Delivering 10X Design Improvements............................................................ xii
Wally Rhines

The Variability Expedition: Addressing the Semiconductor Variability Barrier with Under-designed and Opportunistic Computing Machines.............................. xii
Rajesh Gupta

Conference Invited Talks

Foundry Enablement Model for Nanoscale Integration................................. xiii
Gerd Teepe

Design for Debug and Validation................................................................. xiii
Eric Rentschler

Designing Working Systems with Imperfect Chips ........................................ xiii
Fadi Kurdahi
Cost-effective Innovation in Semiconductor Industry through Ecosystem Collaboration........... xiii
Sanjiv Taneja

Energy of Efficiency of Multicore-Multithreaded-Machines......................................................... xiii
Samiha Mourad

Panel Session

Challenges of Nano Electronics Industry Ecosystem in the Arab Region......................................xiv
Moderator: Hazem ElTahawy

Session 1.1: IC Physical Design & Circuit Design

An Automated Design Methodology for Stress Avoidance in Analog & Mixed Signal Designs
..........................................................................................................................................................3
Romany Sameer, Ahmed N. Mohieldin, and Haitham M. Eissa

Improving Timing Characteristics through Semi-Random Net Reordering...................................8
Bassel Soudan

A DFM Tool for Analyzing Lithography and Stress Effects on Standard Cells and Critical Path
Performance in 45nm Digital Designs ..............................................................................................13
Rami F. Salem, AbdelRahman ElMously, Haitham Eissa, Mohamed Dessouky, and Mohab H. Anis

Voltage Island Design in Multi-Core SIMD Processors .................................................................18
Sohaib Majzoub

High Speed Low Power Composite Field SBOX .............................................................................24
Lamiaa A. Elazm, Magdy A. El-Moursy, Hamed Elsimary, Moawad I. Dessouky, Farid Shawki

Session 1.2: SOC, NOC, and Application design

Area Efficient-High Throughput Sub-Pipelined Design of the AES in CMOS 180nm ...............31
A. Alma’aithah and Zine-Eddine Abid

Design and implementation of low latency network interface for Network on Chip .......................37
Brahim Attia, Wissem Chouchene, Abdelkrim Zitouni, Abid Nourdin, and Rached Tourki

Soft-core reduction methodology for SIMD architecture: OPENRISC case study ....................43
Bouthaina Dammak, Mouna Baklouti, and Mohamed Abid
Session 2.1: Fault Tolerance & Failure Analysis

ECC Design for Fault-Tolerant Crossbar Memories: A Case Study .............................................61
Nor Zaidi Haron, Said Hamdioui, Zaiyan Ahyadi

On NOR-2 von Neumann Multiplexing ..........................................................................................67
Walid Ibrahim, Valeriu Beiu, and Azam Beg

A Design for Reliability Methodology Based on Selective Overdesign ......................................73
Syed Askari and Mehrdad Nourani

Cost-Free Low-Power Test in Compression-Based Reconfigurable Scan Designs .......................78
Sobeeh Almukhaizim, Mohammad Mohammad, and Eman AlQuraishi

Session 2.2: FPGA & Reconfigurable Computing

Routability driven placement for mesh-based FPGA architecture................................................85
Mariem Turki, Mohamed Abid, Zied Marrakchi, and Habib Mehrez

Reconfigurable Low-Power Concurrent Error Detection in Logic Circuits ..................................91
Sobeeh Almukhaizim, Sara Bunian, and Ozgur Sinanoglu

Prediction Performance Method for Dynamic Task Scheduling, case study: the OLLAF Architecture ........................................................................................................................................97
Ismail Ktata, Fakhreddine Ghaffari, Bertrand Granado, and Mohamed Abid

A Novel Conflict Directed Jumping Algorithm for Hardware-based SAT Solvers ......................103
Mona Safar, Mohamed Shalan, M. Watheq El-Kharashi, and Ashraf Salem

Session 3.1: Test Generation, BIST, and Memory Testing

Worst-Case Test Vectors Generation using Genetic Algorithms for the Detection of Total- Dose Induced Leakage Current Failures ..................................................................................117
H. A. Abdel-Aziz, M. M. Abdel-Aziz, A. G. Wassal, and A. A. Abou-Auf

Identification of IR-drop Hot-spots in Defective Power Distribution Network Using TDF ATPG... ........................................................................................................................................122
Junxia Ma, Mohammad Tehranipoor, Ozgur Sinanoglu, and Sobeeh Almukhaizim

MBIST Architecture Framework based on Orthogonal Constructs ..............................................128
Ad J. van de Goor and Said Hamdioui
Parasitic Memory Effect in CMOS SRAMs ............................................................... 134
Sandra Irobi, Zaid Al-Ars, and Michel Renovell

Session 3.2: Emerging Technologies & Formal Verification

Hierarchical Synthesis of Reversible Circuits Using Positive and Negative Davio Decomposition
...................................................................................................................................................... 143
Mathias Soeken, Robert Wille, and Rolf Drechsler

SAT-based ATPG for Reversible Circuits .................................................................................... 149
Hongyan Zhang, Robert Wille, and Rolf Drechsler

Performance and Bandwidth Optimization for Biological Sequence Alignment ....................... 155
Laiq Hasan, Zaid Al-Ars, Mottaqiallah Taouil, and Koen Bertels

Mapping SMV Models to Event-B Models ............................................................................... 161
Samah Hassan, Mohamed Taher, Ayman M. Wahba

Author Index 173