2010 IEEE International SOC Conference

(SOCC 2010)

Las Vegas, Nevada, USA
27 – 29 September 2010
# TABLE OF CONTENTS

## Section MPL - Plenary Session

<table>
<thead>
<tr>
<th>Presentation</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thomas Büchner, Andrew Marshall: Keynote Presentation</td>
<td>1</td>
</tr>
<tr>
<td>Alberto Sangiovanni Vincentelli: Plenary Presentation</td>
<td>3</td>
</tr>
<tr>
<td>Michael Keating: Plenary Presentation</td>
<td>5</td>
</tr>
<tr>
<td>Sandra Woodward: Plenary Presentation</td>
<td>6</td>
</tr>
</tbody>
</table>

## Session MA3 - SoC Power Optimization Techniques

<table>
<thead>
<tr>
<th>Technique</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delay dependent power optimisation of combinational circuits using And-Inverter graphs</td>
<td>9</td>
</tr>
<tr>
<td>Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors</td>
<td>15</td>
</tr>
</tbody>
</table>

## Session MB3 - Analog 1

<table>
<thead>
<tr>
<th>Technique</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highly Programmable Switched-Capacitor Filters Using Biquads with Nonuniform Internal Clocks</td>
<td>33</td>
</tr>
<tr>
<td>A Digitally Self-Calibrated Low-Noise 7-bit Folding A/D Converter</td>
<td>39</td>
</tr>
<tr>
<td>A High-Resolution and Fast-Conversion Readout Circuit for Differential Capacitive Sensors</td>
<td>44</td>
</tr>
</tbody>
</table>

## Session MT1 - Embedded Tutorial

<table>
<thead>
<tr>
<th>Technique</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A Holistic View on Low Power Design</td>
<td>55</td>
</tr>
</tbody>
</table>

## Session MA4 Low Power SoC Circuits

<table>
<thead>
<tr>
<th>Technique</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A 10b 200MHz Pipeline ADC with Minimal Feedback Penalty and 0.35pJ/Conversion-Step</td>
<td>59</td>
</tr>
<tr>
<td>A High Speed Recursion-Free CORDIC Architecture</td>
<td>65</td>
</tr>
</tbody>
</table>

## Session MB4 - Analog 2

<table>
<thead>
<tr>
<th>Technique</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency-independent Fast-lock Register-controlled DLL with Wide-range Duty Cycle Adjuster</td>
<td>79</td>
</tr>
</tbody>
</table>

## Session TA1 - Multimedia Processing

<table>
<thead>
<tr>
<th>Technique</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low-power SOC implementation: What you need to know</td>
<td>95</td>
</tr>
</tbody>
</table>
System-Level Exploration of Mesh-based NoC Architectures for Multimedia Applications .................................................. 99
Ning Ma, Zhonghui Lu, Zhuo Pan, Lirong Zheng
A 40 Mbps H.264/AVC CAVLC Decoder using a 64-bit Multiple-Issue Video Parsing Coprocessor ........................................... 105
Soonwoo Choi, Jason J.K. Park, Moomoo Koo, Daeheong Kim, Soo-Ik Chae
Xin Zhao, Ying Yi, Ahmet Erdogan, Tughrul Arslan
Orthogonal Shift Level Comparison Reuse for Structuring Element Shape Independent VLSI Architectures of 2D Morphological Operations .............................................................................. 113
Markus Holzer, Rubin Bartholomä, Thomas Greiner, Wolfgang Rosenstiel
Session TB1 - System Level Design Methodologies ........................................................................................................ 119
Yong-Bin Kim
Case Study: Runtime Reduction of a Buffer Insertion Algorithm Using GPU Parallel Programming .................................. 121
WON HA CHOI, XUN LIU
Unleash the Parallelism of 3DIC Partitioning On GPGPU .................................................................................................. 127
Hsiwen-Kai Kuo, Bo-Cheng Charles Lai, Jing-Yang Jou
Routability-Driven RDL Routing with Pin Reallocation .................................................................................................. 133
Jin-Tai Yan, Ke-Chyuan Chen, Zhi-Wei Chen
Statistical Electro-Thermal Analysis with High Compatibility of Leakage Power Models ...................................................... 139
Huai-Chung Chang, Pei-Yu Huang, Ting-Jung Li, Yu-Min Lee
Session TA2 - Design ........................................................................................................................................ 145
Sakir Sezer
Variation-tolerant Design of D-FlipFlops ........................................................................................................................... 147
Hiroaki Sunagawa, Hitotoshi Onodera
High Speed and Low Power Transceiver Design with CNFET and CNT Bundle Interconnect ........................................... 152
Young Bok Kim, Yong-Bin Kim
NBFI-Aware Statistical Timing Analysis Framework ........................................................................................................ 158
Sangwoo Han, Juho Kim
Implementation of a Hardware-Efficient EEG Processor for Brain Monitoring System ...................................................... 164
Chie-Kuo Chen, Ericson Chua, Shaoyen Tseng, Chih-Chung Fu, Wai-Chi Fang
Design and Analysis of an Advanced Static Blocked Multithreading Architecture ........................................................ 169
Ye Lu, Sakir Sezer, John Mccann
Session TB2 - System Level Design Methodologies ........................................................................................................ 175
Yong-Bin Kim
A Folding Strategy for SAT Solvers based on Shannon’s Expansion Theorem ................................................................. 177
Siwat Saibua, Po-Yu Kuo, Dian Zhou, Ming-e Jing
1TERA: A FPGA-Based Trace-Driven Emulation Framework for Designing On-Chip Communication Architectures ................................................................................................................. 182
Dan Liu, Yi Feng, Jingjin Zhou, Dong Yang, Xu Cheng, Keyi Wang
Expandable MDC-Based FFT Architecture and Its Generator for High-Performance Applications ..................................... 188
Bu-Ching Lin, Yu-Hsiung Wang, Juin-Dar Huang, Jing-Yang Jou
A SystemC AMS Extension for the Simulation of Non-linear Circuits .................................................................................. 193
Thomas Uhle, Karsten Einwich
An Automated Control Code Generation Approach for the SegBus Platform ........................................................................ 199
Moazam Fares, Niaz, Tiberiu Seceleanu, Cristina Seceleanu, Hanna Tenhunen
From Film to Silicon: The Migration of Document Archiving Technology ........................................................................ 205
P.R. Mukund
Session TA3 - Low Power Design ........................................................................................................................................ 207
Kaijian Shi
Power Noise Suppression Technique using Active Decoupling Capacitor for TSV 3D Integration ........................................... 209
Tien-Hung Lin, Po-Tsang Huang, Wei Hwang
Estimation of Maximum Application-level Power Supply Noise ....................................................................................... 213
Tung-Yeh Wu, Sriram Sambamurthy, Jacob Abraham
Simultaneous Voltage Island Generation and Floorplanning ................................................................................................. 219
Hoang-Yi Li, Iris Hui-Ru Jiang, Hung-Ming Chen
Footer Voltage Feedforward Domino Technique for Wide Fan-in Dynamic Logic .......................................................... 224
Rahul Singh, Ah Reum Kim, Suhwan Kim
Thermal Estimation for accurate Estimation of Impact of BTI Aging Effects on Nano-scale SRAM Circuits .......................................................... 230
Ankitchandra Shah, Hamid Mahmoodi
Enhanced IEEE 1500 Test Wrapper for Testing Small RAMs in SOCs ............................................................................... 236
Yu-Jen Huang, Yun-Chao You, Jin-Fu Li
Session TB3 - Reconfigurable Systems

Juergen Becker

Estimation of characteristic variation of photodiodes and its compensation method in an optically reconfigurable gate array

Yuji Aoyama, Minoru Watanabe

A Routing Architecture Exploration for Coarse-Grained Reconfigurable Architecture with Automated SEU-Tolerance Evaluation

Takashi Imagawa, Masayuki Hiroimoto, Hiroaki Ochi, Takashi Sato

Binary Object Recognition System on FPGA with bSOM

Kofo Apliah, Andrew Hunter, Patrick Dickinson, Hongying Meng

Resource Constrained Mapping of Data Flow Graphs onto Coarse-Grained Reconfigurable Array

Naifeng Jing, Weifeng He, Zhigang Mao

Design of a Link-Controller architecture for Multiple Serial Link Protocols

Lei Wang, Vishal Navathe, Pawankumar Hegde, Roman Staszewski, Vojin Oklobdzija

High-Performance Random Data Lookup for Network Processing

Xin Yang, Sakir Sezer, John McCanny, Dwayne Burns

Poster Session

Ramalingam Sridhar, Norbert Schuhmann

ANALOG AND MIXED SIGNALS

A 65μm CMOS Ultra Low Power and Low Noise 131M Front End Transimpedance Amplifier

Jiaping Hu, Yong-Bin Kim, Joseph Ayers

A CMOS Low-Power Low-Offset and High-Speed Fully Dynamic Latched Comparator

Heung Jun Jeon, Yong-Bin Kim

A CMOS 6 bit 250MS/s A/D Converter with input voltage range detectors

Kwang Yoon, Won Kim

Clock buffer with duty cycle corrector

Shao-Kiu Kao, Yong-De You

P5 A 70dB SNDR 10-MHz BW Hybrid Delta-Sigma/Pipeline ADC in 0.18-μm CMOS

Xiong Liu, Alan Willson

8Gbps High-Speed I/O Transmitter with Scalable Speed, Swing and Equalization Levels

Mohammed Younus, Hongjiang Song

RECONFIGURABLE AND PROGRAMMABLE CIRCUITS AND SYSTEMS, FPGAs

Run-time configuration prefetching to reduce the overhead of dynamically reconfiguration

Binbin Wu, Like Yan, Shaobin Zhang, Tianzhou Chen

A Multi-channel Frequency Detection and Monitoring System

Mohammed Abdallah, Omar Elkeelany

EMBEDDED SYSTEMS, MULTI CORE, AND EMBEDDED MEMORY

Process Technology and Design Parameter Impact on SRAM Bit-Cell Sleep Effectiveness

Gururaj Shamanna, Bhunesh Kshatri, Gaurav Raja, Y.S. Tew, P Marfatia, Y. Raghavendra, V. Naik

Interconnect System Compression Analysis for Multi-core Architectures

Jiangjiang Liu, Jianyong Zhang, Nihar Mahapatra

LOW POWER

Fan-in Sensitive Low Power Dynamic Circuits Performance Statistical Characterization

Jinhui Wang, Na Gong, Wuchen Wu, Ligang Hou

Energy Efficient Computational Blocks with Self-Adaptive Single-Ended Body Bias technique

Senthilkumar Jayapal, Jan Stuijt, Jos Huisken, Yiannos Manoli

Power Minimization Methodology for VCTL Topologies

Osman Kubilay Ekekon, Samed Maltabas, Martin Margala, Ugur Cilingiroglu

Hybrid MOSFET/CNFET Based Power Gating Structure

Kyung Ki Kim, Haiqing Nan, Ken Choi
VERIFICATION

Comparison of Performance Parameters of SRAM Designs in 16nm CMOS and CNIFET Technologies
Anuj Pushkarna, Sajna Raghavan, Hamid Mahmoodi ................................................................. 339

A BDD-based Approach to Design Power-aware On-line Detectors for Digital Circuits
Gopal Paul, Santosh Biswas, Chittaranjan Mandal, Bhargab B. Bhattacharya ................................ 343

An Efficient VLSI Architecture for Extended Variable Block Sizes Motion Estimation
Weiwe He, Weiwei Chen, Zhigang Mao .......................................................................................... 347

MULTIMEDIA PROCESSING

A Multimedia Content Generation Methodology in Support to SOC Decoder Development and Validation
Tuyet-Trang Lam, Ricardo Citro .................................................................................................. 351

Effect of a Polywell geometry on a CMOS Photodiode Array
Paul Jansz, Steven Hinckley, Graham Wild .................................................................................. 355

NETWORK ON CHIP AND INTERCONNECT

MMPI: A Flexible and Efficient Multiprocessor Message Passing Interface for NoC-Based MPSoC
Fangfa Fu, Siyue Sun, Xin'an Hu, Junjie Song, Jixiang Wang, Minyan Yu ........................................ 359

A Method for Efficient NoC Test Scheduling Using Deterministic Routing
Rana Farah, Haidar Harmanani .................................................................................................. 363

Flow Oriented Routing for NOCS
Everton Carara, Fernando Moraes ............................................................................................. 367

A Globally-Interconnected Modular CMP System with Communication on the Fly
Marek Tudruj, Lukasz Masko ..................................................................................................... 371

Energy and Delay-Aware Mapping for Real-Time Digital Processing System on Network on Chip platforms
Yiou Chen, Jianhao Hu, Gengsheng Chen, Xiang Ling .................................................................. 375

Thermal Modelling of 3D Multicore Systems in a Flip-Chip Package
Kameswar Rao Yaddina, Tamoghna Mitra, Pasi Liljeberg, Juha Plosila ........................................... 379

Efficient Multicasting Scheme for Irregular Mesh-Based NoCs
Xiaohang Wang, Mei Yang, Yingtao Jiang, Peng Liu ..................................................................... 384

SYSTEMS LEVEL DESIGN METHODOLOGY

Toward Formal System-Level Verification of Security Requirements During Hardware/Software Codesign
Johannes Loinig, Christian Steger, Reinhold Weiss, Ernst Haselsteiner ......................................... 388

Thermal Via Planning for Temperature Reduction in 3D ICs
Jin-Tai Yan, Yu-Cheng Chang, Zhi-Wei Chen ............................................................................. 392

A design procedure of predictive RF MOSFET model for compatibility with ITRS
SinYoung Kim, Akira Tsuchiya, Hidetoshi Onodera ......................................................................... 396

Section WPL – Plenary Session
Thomas Büchner, Andrew Marshall ............................................................................................... 401

Plenary Presentation: Patent Litigation Aspects in SoC Design
Jo Dale Carothers ......................................................................................................................... 403

Session WA1 - Embedded Memory and Systems 1
Venkatesan Muthukumar ............................................................................................................. 405

A Novel Architectural Approach for Control Architectures in RF Transceivers
Bai Na, Xuan Chen, Yang Ju, Shi Longxin .................................................................................... 407

A Mixed-Signal Timing Circuit in 90nm CMOS for Energy Detection IR-UWB Receivers
Shantari Rajwade, Wing-kei Yu, Sarah Xu, Tuo-Hung Hou, Edward Suh, Edwin Kan .................. 413

A Novel Architecture for Discrete Chaotic Signal Generators
Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen ............................................................ 417

Session WT1 - Embedded Tutorial
Sao-Jie Chen ................................................................................................................................... 423
Embedded Tutorial: Quality-driven SoC Architecture Synthesis for Embedded Applications

Lech Jozwiak

Session WA2 - Network on Chip 1

DyML: Dynamic Multi-Level Flow Control for Networks on Chip

Wen-Chung Tsai, Ying-Cherng Lan, Sao-Jie Chen, Ya-Hen Hu

A Prediction-Based, Data Migration Algorithm for Hybrid Architecture NoC Systems

Jonathan Nafziger, Annie Avakian, Ranga Vemuri

FoN: Fault-on-Neighbor Aware Routing Algorithm for Networks-on-Chip

Chaochao Feng, Zhonghai Lu, Axel Jantsch, Jinwen Li, Minxuan Zhang

Simulation Based Study of On-chip Antennas for a Reconfigurable Hybrid 3D Wireless NoC

Ankit More, Baris Taskin

Session WB2 - Communication Circuits and Systems

A Differential Read Subthreshold SRAM Bitcell with Self-adaptive Leakage Cut Off Scheme

Siegfried Brandstaetter, Burkhard Neuraeter, Mario Huemer

Low Power Nonvolatile SRAM Circuit with Integrated Low Voltage Nanocrystal PMOS Flash

Qin Zhou, Jia Mao, Zhuo Zou, Fredrik Jonsson, Li-Rong Zheng

Handling Shared Variable Synchronization in Multi-core Network-on-Chip with Distributed Memory

Qihang SHI, Xinzhi XU, Jingbo GUO

Low-Energy Configurable Syndrome/Chien Search Multi-Channel Reed Solomon Decoder

Hamed Salah, Hazem. A. Ahmed, Tallal Elshabrawy, Hossam A. H. Fahmy

Session WA3 - Network on Chip 2

Run-time Communication Bypassing for Energy-Efficient, Low-Latency Per-Core DVFS on Network-on-Chip

Liang Guang, Ethiopia Nigussie, Hannu Tenhunen

Comparative Performance Evaluation of Wireless of Wireless and Optical NOC Architectures

Sujay Deb, Kevin Chang, Amlan Ganguly, Partha Pande

Hermes-AA A 65nm Asynchronous NoC Router with Adaptive Routing

Julian Pontes, Matheus Moreira, Fernando Moraes, Ney Calazans

Power Analysis for Asynchronous CLICHE Network-on-Chip

Mohamed Abd El Ghany, Gursharan Reehal, Darek Korzec, Mohammed Ismail

Session WB3 - Embedded Memory and Systems 2

Way-Load Balancing Scheme for Mobile Cache LRU Replacement

Satish Raghunath, Naveen Davanam, Lakshmi Deepika Bobbala, Byeong Kil Lee

Exploiting Large On-Chip Memory Space Through Data Recomputation

Hakluran Koo, Mehmut Kandemir, Ehat Erceg

A Dependable SRAM with Enhanced Read-/Write-Margins by Fine-Grained Assist Bias Control for Low-Voltage Operation

Koji Nii, Makoto Yabuuchi, Hidehiro Fujiwara, Hirofumi Nakano, Kazuya Ishihara, Hiroyuki Kawai, Kazutami Arimoto

Author Index