2011 12th International Symposium on Quality Electronic Design

(ISQED 2011)

Santa Clara, California, USA
14-16 March 2011
TABLE OF CONTENTS
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN

SESSION 1A: Device Aging: Analysis and Design
Chair: Hamid Mahmoodi
Co-Chair: Srinivas Bodapati

1A.1: Analysis and Mitigation of NBTI Aging in Register File: An End-To-End Approach .......................1
Saurabh Kothawade, Koushik Chakraborty, Sanghamitra Roy ..............................Utah State University, USA

1A.2: Reducing Impact of Degradation on Analog Circuits
by Chopper Stabilization and Autozeroing ......................................................................................................................8
Shailesh More, Florian Chouard, Doris Schmitt-Landsiedel ....................................Technical University of Munich, Germany
Michael Fulde .....................................................................................................................Infineon Technologies AG, Villach, Austria

1A.3: Circuit-Level Delay Modeling Considering both TDDB and NBTI .....................................................14
Hong Luo, Xiaoming Chen, Yu Wang, Yuchun Ma, Huazhong Yang ..............................Tsinghua Univ., China
Jyothi Velamala, Yu Cao ..............................................................................................Arizona State Univ., USA
Vikas Chandra .................................................................................................................ARM R&D, USA

1A.4: Modeling of Random Telegraph Noise under Circuit Operation – Simulation and Measurement of RTN-Induced Delay Fluctuation ...............................................................................................................................22
Kyosuke Ito, Takashi Matsumoto, Shinichi Nishizawa, Hiroki Sunagawa ......................Kyoto University, Japan
Kazutoshi Kobayashi .....................................................................................................Kyoto Institute of Technology, Japan
Hidetoshi Onodera .......................................................................................................Kyoto University, JST, CREST, Japan

1A.5: Modeling and Analyzing NBTI in the Presence of Process Variation ..............................................28
Taniya Siddiqua, Sudhanva Gurumurthi, Mircea Stan ..............................................University of Virginia, USA

SESSION 1B: Analog and 3D Integrated Circuits
Chair: Martin Wong
Co-Chair: Vamsi Srikantam

1B.1: A Novel Detailed Routing Algorithm with Exact Matching Constraint
for Analog and Mixed Signal Circuits ...........................................................................36
Qiang Gao, Hailong Yao, Qiang Zhou, Yici Cai .............................................................Tsinghua University, China

1B.2: Signal Integrity Analysis and Optimization for 3D ICs .................................................................42
Chang Liu, Taigon Song, Sung Kyu Lim .................................................................Georgia Institute of Technology, USA

1B.3: 3DICE: 3D IC Cost Evaluation Based on Fast Tier Number Estimation .................................50
Cheng-Chi Chan, Yen-Ting Yu, Iris Hui-Ru Jiang .....................................................National Chiao Tung University, Taiwan
1B.4: Accurate Analysis of Substrate Sensitivity of Active Transistors in an Analog Circuit
Satoshi Takaya, Yoji Bando, Makoto Nagata, Toru Ohkawa, Toshiharu Takaramoto, Toshio Yamada, Masaaki Souda, Shigetaka Kumashiro, Tohru Mogami
Kobe University, Japan
MIRAI-Selete, Japan

1B.5: Full-Chip Analysis of Unintentional Forward Biased Diodes
Amir Grinshpon, Adam Segoli Schubert
Freescale Semiconductor, USA
Ziyang Lu
Mentor Graphics, USA

SESSION 1C: Low Power Circuits, Sensors, and Memories
Chair: Syed Alam
Co-Chair: Mark Budnik

1C.1: A 12.4μm² 133.4μW 4.56mV/°C Resolution Digital On-Chip Thermal Sensing Circuit in 45nm CMOS Utilizing Sub-Threshold Operation
Basab Datta and Wayne Burleson
University of Massachusetts - Amherst, USA

1C.2: Effective Algorithm for Integrating Clock Gating and Power Gating to Reduce Dynamic and Active Leakage Power Simultaneously
Li Li, Ken Choi, Haiqing Nan
Illinois Institute of Technology, USA

1C.3: Transient and Fine-Grained Voltage Adaptation for Variation Resilience in VLSI Interconnects
Kyu-Nam Shim and Jiang Hu
Texas A&M University, USA

1C.4: A 128kb High Density Portless SRAM Using Hierarchical Bitlines and Thyristor Sense Amplifiers
Michael Wieckowski, Gregory Chen, Daeyeon Kim, David Blaauw, Dennis Sylvester
University of Michigan, USA

1C.5: Temperature Aware Energy Management for Real-Time Scheduling
Nikhil Gupta and Rabi Mahapatra
Texas A&M University, USA

SESSION 2A: Lithography and 3D Integration
Chair: Siddharth Garg
Co-Chair: Rajan Beera

2A.1: Coupling Timing Objectives with Optical Proximity Correction for Improved Timing Yield
Shayak Banerjee, Kanak Agarwal, Sani Nassif, James Culp, Lars Liebmann
IBM Corp., USA

2A.2: Self-Aligned Double Patterning (SADP) Layout Decomposition
Minoo Mirsaeedi, J. Andres Torres, Mohab Anis
University of Waterloo, Canada
Mentor Graphics Corp., USA
The American University in Cairo, Egypt

2A.3: DFM: Impact Analysis in a High Performance Design
Stalin SM, Amit Brahme, Venkatraman Ramakrishnan, Ajoy Mandal
Texas Instruments Pvt. Ltd., India

2A.4: Metrics for Characterizing Machine Learning-Based Hotspot Detection Methods
Jen-Yi Wuu, Malgorzata Marek-Sadowska, Fedor Pikus
University of California - Santa Barbara, USA
Mentor Graphics Corporation, USA

2A.5: Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs
Taigon Song, Chang Liu, Dae Hyun Kim, Sung Kyu Lim
Georgia Institute of Technology, USA
Konghyun Cho, Joohye Kim, Jun So Pak, Seungyoung Ahn, Joungho Kim
KAIST, Korea
Kihyun Yoon
Silicon Image, USA

2A.6: 3D Stacked IC Layout Considering Bond Pad Density and Doubling for Manufacturing Yield Improvement
Ding-Ming Kwai and Chang-Tzu Lin
Industrial Technology Research Institute, Taiwan
SESSION 2B: New Ideas in Digital Design Automation
Chair: James Lei
Co-Chair: Jin He

2B.1: Compact Circuit Modeling of RF Characteristics of 1-D Nanostructures (Invited - abstract)........................135
Cary Y. Yang .................................................................................................................................... Santa Clara University, USA

2B.2: SCPlace: A Statistical Slack-Assignment Based Constructive Placer.................................................136
Evrikilis Kounalakis and Christos Sotiriou ......................................................................................... FORTH-ICS, Heraklion, Greece; and University of Crete, Greece

2B.3: Application-Specific Network-on-Chip Synthesis: Cluster Generation and Network Component Insertion .........................................................................................................................144
Wei Zhong, Song Chen, Takeshi Yoshimura, Satoshi Goto ............................................................... Waseda University, Japan
Bei Yu, Sheqin Dong ......................................................................................................................... Tsinghua University, China.

2B.4: Novel and Efficient Min Cut based Voltage Assignment In Gate Level ........................................150
Tao Lin, Sheqin Dong, Yuchun Ma, Ou He ........................................................................................ Tsinghua University, China
Song Chen, Satoshi Goto ................................................................................................................ Waseda University, Japan

2B.5: Multi-Objective Optimization Techniques for VLSI Circuits .........................................................156
Fatemeh Kashfi, Safar Hatami, Massoud Pedram .............................................................................. University of Southern California, USA

SESSION 2C: System Frameworks and Tools
Chair: Makram Mansour
Co-Chair: Sudeep Pasricha

2C.1: A Design Time Simulator for Computer Architects .........................................................................164
Sangeetha Sudhakrishnan, Francisco J. Mesa Martinez, Jose Renau ........................................................ University of California - Santa Cruz, USA

2C.2: Constraint Generation for Software-Based Post-Silicon Bug Masking with Scalable Resynthesis Technique for Constraint Optimization .................................................................174
Chia-Wei Chang, Chien-Nan Jimmy Liu ............................................................................................... National Central University, Taiwan
Hong-Zu Chou, Jie-Hong Roland Jiang, Chiu-Han Hsiao, Sy-Yen Kuo .............................................. National Taiwan University, Taiwan
Kai-Hui Chang ...................................................................................................................................... Avery Design Systems, Inc., USA

2C.3: POSEIDON: A Framework for Application-Specific Network-on-Chip Synthesis for Heterogeneous Chip Multiprocessors ..............................................................................................182
Soohyun Kwon, Jeonghun Cho ........................................................................................................ Kyungpook National University, Korea
Sudeep Pasricha .................................................................................................................................. Colorado State University, USA

2C.4: A Complete Framework of Simultaneous Functional Unit and Register Binding with Skew Scheduling ..........................................................................................................................189
Mineo Kaneko .................................................................................................................................... Japan Advanced Institute of Science and Technology, Japan

2C.5: Virtual Hellfire Hypervisor: Extending Hellfire Framework for Embedded Virtualization Support ..................................................................................................................196
Alexandra Aguiar and Fabiano Hessel .............................................................................................. PUCRS, Brazil

2C.6: A Low Overhead Fault Tolerant Routing Scheme for 3D Networks-on-Chip ..................................204
Sudeep Pasricha and Yong Zou ........................................................................................................... Colorado State University, USA

SESSION 3A: Variation and Noise-Aware Design
Chair: Payman Zarkesh-Ha
Co-Chair: Riaz Nasseer

3A.1: Integrated Circuit-Architectural Framework for PSN Aware Floorplanning in Microprocessors .................................................................................................................................212
Mandar Padmawar ...................................................................................................................... AES Corporation, USA
Sanghamitra Roy, Koushik Chakraborty ............................................................................................... Utah State University, USA
3A.2: 0.45-V Operating Vt-Variation Tolerant 9T/18T Dual-Port SRAM
Hiroki Noguchi, Shunsuke Okumura, Tomoya Takagi, Koji Kugata, Hiroshi Kawaguchi
Kobe University, Japan
Masahiko Yoshimoto
Kobe University, JST CREST, Japan

3A.3: Power-Supply-Network Design in 3D Integrated Systems
Michael B Healy and Sung Kyu Lim
Georgia Institute of Technology, USA

3A.4: An Automated Design Methodology for Yield Aware Analog Circuit Synthesis
in Submicron Technology
Sabyasachi Deyati and Pradip Mandal
Indian Institute of Technology - Kharagpur, India

3A.5: Process Variation Sensitivity of the Rotary Traveling Wave Oscillator
Ying Teng and Baris Taskin
Drexel University, USA

SESSION 3B: Physical Design Issues in Custom Circuits and FPGAs
Chair: Martin Wong
Co-Chair: Vamsi Srikantam

3B.1: Enhancement of Incremental Design for FPGAs Using Circuit Similarity
Xiaoyu Shi, Dahua Zeng, Yu Hu, Guohui Lin, Osmar Zaiane
University of Alberta, Canada

3B.2: On Discovery of “Missing” Physical Design Rules via Diagnosis of Soft-Faults
Aswin Sreedhar and Sandip Kundu
University of Massachusetts at Amherst, USA

3B.3: Mixed Non-Rectangular Block Packing for Non-Manhattan Layout Architectures
Meng-Chen Wu, Hung-Ming Chen, Jing-Yang Jou
National Chiao Tung University, Taiwan

3B.4: Optimizing Simulated Annealing on GPU: A Case Study with IC Floorplanning
Yiding Han, Sanghamitra Roy, Koushik Chakraborty
Utah State University, USA

3B.5: Floorplanning for High Utilization of Heterogeneous FPGAs
Nan Liu, Song Chen, Takeshi Yoshimura
Waseda University, Japan

SESSION 3C: Verification, Validation and Test
Chair: Sreejit Chakravarty
Co-Chair: Srivatsa Vasudevan

3C.1: Efficient Directed Test Generation for Validation of Multicore Architectures
Xiaoke Qin and Prabhat Mishra
University of Florida, USA

3C.2: Global Transaction Ordering in Network-on-Chips for Post-Silicon Validation
Amir Masoud Gharehbaghi and Masahiro Fujita
University of Tokyo, Japan

3C.3: On Evaluating Signal Selection Algorithms for Post-Silicon Debug
Eddie Hung and Steven J. E. Wilton
University of British Columbia, Canada

3C.4: Debugging and Optimizing High Performance Superscalar Out-of-order Processors
Using Formal Verification Techniques
Bijan Alizadeh
University of Tehran, Iran
Masahiro Fujita
University of Tokyo, Japan

3C.5: RF BIST for ADPLL-based Polar Transmitters with Wide-Band DCO Gain Calibration
Leyi Yin and Peng Li
Texas A&M University, USA

SESSION 3P: Poster Session & Mixer
Chair: Keith Bowman

3P.1: A 90 nm Low-Power Successive Approximation Register for A/D Conversions
Mohamed Shaker and Magdy Bayoumi
University of Louisiana at Lafayette, USA

3P.2: A Low Noise CMOS Interface Circuit for Capacitive Liquid Crystal Chemical
and Biological Sensor
Alireza Hassanzadeh and Robert G. Lindquist
University of Alabama in Huntsville, USA
3P.22: A Sensitivity-aware Methodology to Improve Cell Layouts for DFM Guidelines.........................431
Savithri Sundareswaran, Robert Maziasz, Vladimir Rozenfeld,
Mikhail Sotnikov, Mukhanov Konstantin ..........................................................Freescale Inc., USA & Russia

3P.23: Lithography-Aware Layout Modification Considering Performance Impact ...............................437
Hongbo Zhang, Yuelin Du, Martin D. F. Wong ....................................................University of Illinois Urbana-Champaign, USA
Kai-Yuan Chao .................................................................Intel Corp., USA

3P.24: Tracking Hardware Evolution ...........................................................................................................442
Jose Augusto Nacif, Thiago Sousa Silva, Luiz Filipe Vieira, Claudionor Jose Coelho Jr.,
Antonio Otavio Fernandes .............................................................Universidade Federal de Minas Gerais, Brazil
Jose Augusto Nacif .........................................................................Universidade Federal de Viçosa, Brazil
Alex Borges Vieira ........................................................................Universidade Federal de Juiz de Fora, Brazil

3P.25: An Accurate and Scalable MOSFET Aging Model for Circuit Simulation ...............................459
Bogdan Tudor, Joddy Wang, Zhaoping Chen, Robin Tan, Weidong Liu, Frank Lee .......Synopsys, Inc., USA

3P.26: Fast Variational Static IR-Drop Analysis on the Graphical Processing Unit ...............................452
Rasit Topaloglu .........................................................................................................Global Foundries, USA

3P.27: Efficient Nanoscale VLSI Standard Cell Library Characterization
Using a Novel Delay Model......................................................................................458
Sandeep Miryala, Baljit Kaur, Bulusu Anand, Sanjeev Manhas ......................................IIT Roorkee, India

3P.28: Occurrence Probability Analysis of a Path at the Architectural Level .......................................464
Dheepakumar Jaya, Cycles, Sspyros Tragoudas ........................................SOUmern Illinois University - Carbondale, USA

Pinpin Sun, Cole Zemke, Wayne Woods, Nick Perez, Hailing Wang,
Essam Mina, Barbara DeWitt ........................................................................IBM, USA

3P.30: Switching Constraint-driven Thermal and Reliability Analysis of Nanometer Designs ..........473
Srinidhi Venkatakrishnan, Vishak Venkatami, Yuri Apanovich,
Thomas Burd, Anand Daga ................................................................................Advanced Micro Devices, USA

3P.31: Separation of Communication and Computation in SystemC/TLM Modeling:
A Feature-Oriented Approach ..................................................................................481
Jun Ye, Qingping Tan, Tun Li ........................................................................National University of Defense Technology, China

3P.32: Integrated Scheduling, Allocation and Binding in High Level Synthesis
using Multi Structure Genetic Algorithm Based Design Space Exploration System ..........486
Anirban Sengupta and Reza Sedaghat ..........................................................................Ryerson University, Canada

3P.33: Exploring Performance-Power Tradeoffs in Providing Reliability for NoC-Based MPSoCs ......495
Hui Zhao, Mahmut Kandemir, Mary Jane Irwin ................................................Pennsylvania State University, USA

3P.34: Stratus: Free Design of Highly Parametrized VLSI Modules
Interoperable with Commercial Tools .........................................................................502
Sophie Belloeil-Dupuis, Roselyne Chotin-Avot, Habib Mehrze ................................................................University Paris VI, France

SESSION 4A: Variation, Reliability, and Test
Chair: Fedor Pikus
Co-Chair: Narendra Devta-Prasanna

4A.1: Variation-Aware Stochastic Extraction with Large Parameter Dimensionality: Review and
Comparison of State of the Art Intrusive and Non-intrusive Techniques (Invited) ..................508
Tarek El-Moselhy and Lucia Daniel ..........................................................Massachusetts Institute of Technology, USA

4A.2: Digitally Programmable SRAM Timing for Nano-Scale Technologies .........................518
Adam Neale and Manoj Sachdev ........................................................................University of Waterloo, Canada

4A.3: Layout-aware Mismatch Modeling for CMOS Current Sources with D/A Converter Analysis.....525
Bo Liu, Qing Dong, Bo Yang, Jing Li, Shigetoshi Nakatake ........................................University of Kitakyushu, Japan
4A.4: Using NMOS Transistors as Switches for Accuracy and Area-efficiency in Large-scale Addressable Test Array
Weiwei Pan, Jie Ren, Yongjun Zheng, Zheng Shi, Xiaolang Yan
Zhejiang University, China

4A.5: A Simple Array-Based Test Structure for the AC Variability Characterization of MOSFETs
Karthik Balakrishnan, Duane Boning
Massachusetts Institute of Technology, USA
Keith Jenkins
IBM T.J. Watson Research Center, USA

SESSION 4B: Package and Processor Co-Design for Reliability and Signal/Power Integrity
Chair: Lalitha Immaneni
Co-Chair: Kamesh Gadepally

4B.1: Reliability - A Highly Important Product Attribute for the World's Poorest Consumers (Invited)
Joseph Fjelstad
Verdant Electronics, USA

4B.2: Cost-Effective Optimization of Serial Link System for Signal Integrity and Power Integrity
Raj Kumar Nagpal, Rakesh Malik
STMicroelectronics Pvt. Ltd, India
Jai Narayan Tripathi
IIT Bombay, India

4B.3: Package-Chip Co-Design to Increase Flip-Chip C4 Reliability
Sheldon Logan and Matthew Guthaus
University of California - Santa Cruz, USA

4B.4: Maximizing Hotspot Temperature: Wavelet based Modelling of Heating and Cooling Profile of Functional Workloads
Sudarshan Srinivasan, Kunal P Ganeshpure, Sandip Kundu
University of Massachusetts Amherst, USA

SESSION 4C: System Design Considerations
Chair: Rajesh Berigei
Co-Chair: Houman Homayoun

Shahin Golshan, Eli Bozorgzadeh
University of California - Irvine, USA
Love Singhals
Synopsys, Inc., USA

4C.3: A Low Cost Approach to Calibrate On-Chip Thermal Sensors
Krishna Bharath, Chunhua Yao, Nam Sung Kim, Parameswaran Ramanathan,
Kewal Saluja
University of Wisconsin - Madison, USA

4C.4: Maximizing Throughput of Temperature-Constrained Multi-Core Systems with 3D-Stacked Cache Memory
Kyungsu Kang, Jongpil Jung, Chong-Min Kyung
KAIST, Korea
Sungjoo Yoo
POSTECH, Korea

SESSION 5A: Error-Resilient Design
Chair: Riaz Naseer
Co-Chair: Srinivasa Bodapati

5A.1: Design and Analysis of Metastable-Hardened and Soft-Error Tolerant High-Performance, Low-Power Flip-Flops
David Li, David Rennie, Pierce Chuang, David Nairn, Manoj Sachdev
University of Waterloo, Canada

5A.2: ERAVC: Enhanced Reliability Aware NoC Router
M. Neishaburi and Zeljko Zilic
McGill University, Canada

5A.3: SEU Tolerant SRAM Cell
Sudipta Sarkar, Anubhav Adak, Virendra Singh
Indian Institute of Science - Bangalore, India
Kewal Saluja
University of Wisconsin - Madison, USA
Masahiro Fujita
University of Tokyo, Japan
5A.4: Soft Error Reduction through Gate Input Dependent Weighted Sizing in Combinational Circuits
Warin Sootkaneung and Kewal K Saluja
University of Wisconsin - Madison, USA

5A.5: Low Power Latch Design in Near Sub-Threshold Region to Improve Reliability for Soft Error
Sandeep Sriram, Haiqing Nan, Ken Choi
Illinois Institute of Technology, USA

5A.6: BCH Code Based Multiple Bit Error Correction in Finite Field Multiplier Circuits
Mahesh Poolakkaparambil, Abusaleh Jabir
Oxford Brookes University, UK
Jimson Mathew, Dhiraj Pradhan
University of Bristol, UK
Saraju Mohanty
University of North Texas, USA

SESSION 5B: Routing, Signal Integrity, and Timing Closure
Chair: Martin Wong
Co-Chair: Vamsi Srikantam

5B.1: A Novel Fine-Grain Track Routing Approach for Routability and Crosstalk Optimization
Zhongdong Qi, Qiang Zhou, Yanming Jia, Yici Cai, Hailong Yao
Tsinghua University, China
Zhuoyuan Li
Magma Design Automation Inc., USA

5B.2: Redundant Via Insertion under Timing Constraints
Chi-Wen Pan and Yu-Min Lee
National Chiao-Tung University, Taiwan

5B.3: A New ECO Technology For Functional Changes and Removing Timing Violations
Ju-Hung Hung, Yao-Kai Yeh, Yung-Sheng Tseng, Tsai-Ming Hsieh
Chung Yuan Christian University

5B.4: The Effect of SRNR on Timing Characteristics of Signal Busses
Bassel Soudan
University of Sharjah, UAE

5B.5: Gridless Wire Ordering, Sizing and Spacing with Critical Area Minimization
Yu-Wei Lee, Yen-Hung Lin, Yih-Lang Li
National Chiao-Tung University, Taiwan

5B.6: Clock Planning for Multi-Voltage and Multi-Mode Designs
Chang-Cheng Tsai, Tzu-Hen Lin, Shin-Han Tsai, Hung-Ming Chen
National Chiao Tung University, Taiwan
Tzu-Hen Lin
National Taiwan University, Taiwan

SESSION 5C: Power Delivery and Estimation
Chair: Mark Budnik
Co-Chair: Syed Alam

5C.1: Fast Power Delivery Network Analyzer
Bosun Hwang, Jongeun Koo, Chanseok Hwang, Younghoi Cheon,
Sooyoung Ahn, Jongbae Lee, Moonhyun Yoo
Samsung Electronics, Korea

5C.2: Efficient Checking of Power Delivery Integrity for Power Gating
Zhiyu Zeng, Peng Li
Texas A&M University, USA
Zhuo Feng
Michigan Technological University, USA

5C.3: An Efficient Statistical Chip-Level Total Power Estimation Method Considering Process Variations with Spatial Correlation
Zhigang Hao, Guoyong Shi
Shanghai Jiao Tong University, China
Zhigang Hao, Sheldon X.-D. Tan
University of California - Riverside, USA

5C.4: Statistical Full-Chip Dynamic Power Estimation Considering Spatial Correlations
Zhigang Hao, Guoyong Shi
Shanghai Jiao Tong University, China
Zhigang Hao, Ruijing Shen, Sheldon X.-D. Tan
University of California - Riverside, USA
Bao Liu
University of Texas at San Antonio, USA
Yici Cai
Tsinghua University, China

5C.5: Stepped Supply Voltage Switching for Energy Constrained Systems
Sudhanshu Khanna, Kyle Craig, Yousef Shaksheer, Saad Arrabi,
John Lach, Benton Calhoun
University of Virginia, USA
5C.6: Minimum Energy CMOS Design with Dual Subthreshold Supply and Multiple Logic-Level Gates

Kyungseok Kim and Vishwani Agrawal  Auburn University, USA

SESSION 6A: Design Methodologies for CMOS and Beyond
Chair: Saraju Mohanty
Co-Chair: Rasit Topaloglu

6A.1: Design of Ultra-low-leakage Logic Gates and Flip-flops in High-performance FinFET Technology (Invited)
Ajay Bhoj and Niraj Jha  Princeton University, USA

Behnam Ghavami, Mohsen Raji, Hossein Pedram  Amirkabir University of Technology, Iran

6A.3: Measuring Within-Die Spatial Variation Profile through Power Supply Current Measurements
Jim Plusquellic  University of New Mexico, USA
Dhruva Acharyya  Verigy Ltd., USA
Kanak Agarwal  IBM Corp., USA

SESSION 6B: Advanced Devices and Manufacturing Technologies
Chair: Paul Tong
Co-Chair: Bao Liu

6B.1: Complementary Nano-Electro-Mechanical Switch for Ultra-Low-Power Applications: Design and Modeling
Khawla Alzoubi  Taif University, Jordan
Daniel G. Saab, Sijing Han  Case Western Reserve University, USA
Massood Tabib-Azar  University of Utah, USA

6B.2: Interconnection Aspects of Spin Torque Devices: Delay, Energy-Per-Bit, and Circuit Size Modeling
Shaloo Rakheja and Azad Naemi  Georgia Institute of Technology, USA

6B.3: Scaled LTPS TFTs for Low-Cost Low-Power Applications
Soo Youn Kim, Selin Baytok, Kaushik Roy  Purdue University, USA

6B.4: Mitigating TSV-induced Substrate Noise in 3-D ICs using GND Plugs
Nauman Khan, Soha Hassoun  Tufts University, USA
Syed Alam  Everspin Technologies Inc., USA

6B.5: Device and Circuit Implications of Double-Patterning - A Designer's Perspective
Rasit Onur Topaloglu  Global Foundries, USA

SESSION 6C: New Ideas in Analog Design Automation
Chair: Masahiro Fujita
Co-Chair: Shireesh Verma

6C.1: Automatic Generation of Saturation Constraints and Performance Expressions for Geometric Programming Based Analog Circuit Sizing
Supriyo Maji, Samiran Dam, Pradip Mandal  Indian Institute of Technology – Kharagpur, India
6C.2: Constructive AIG Optimization Considering Input Weights
Thiago Figueiró, Renato Perez Ribas, André Reis........ Universidade Federal do Rio Grande do Sul, Brazil

6C.3: Integrated Hierarchical Synthesis of Analog/RF Circuits with Accurate Performance Mapping
Kuo-Hsuan Meng ..........................................................University of Illinois Urbana-Champaign, USA
Po-Cheng Pan, Hung-Ming Chen........................................National Chiao Tung University, Taiwan

6C.4: A Fully Pipelined Implementation of Monte Carlo Based SSTA on FPGAs
Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato ........................................Kyoto University, Japan

6C.5: Multi-mode Redundancy Removal
Stephen Plaza ............................................................ Janelia Farm Research Campus, USA
Prashant Saxena, Thomas Shiple, Pei-Hsin Ho............................................................Synopsys, USA