2011 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign

(MEMOCODE 2011)

Cambridge, United Kingdom
11 – 13 July 2011
Table of Contents

Session 1: Modeling and Implementation of Software-Hardware Systems

Distributing C# Methods and Threads over Ethernet-connected FPGAs using Kiwi ........................................ 1
David Greaves, Satnam Singh

Rigorous System Level Modeling and Analysis of Mixed HW/SW Systems ..................................................... 11
Paraskevas Bourgos, Kai Huang, Ananda Basu, Marius Bozga, Saddek Bensalem, Joseph Sifakis

Session 2: Synthesis Techniques

Polychronous controller synthesis from MARTE CCSL timing specifications ..................................................... 21
Huafeng Yu, Jean-Pierre Talpin, Loic Besnard, Thierry Gautier, Herve Marchand, Paul Le Guernic

Controller Synthesis for Pipelined Circuits Using Uninterpreted Functions ..................................................... 31
Georg Hofferek, Roderick Bloem

Mining Assumptions for Synthesis .................................................................................................................. 43
Wenchao Li, Lili Dworkin, Sanjit Seshia

Session 3: Transformation and Refinement Techniques

Formal modelling and transformations of processor instruction sets ..................................................................... 51
Andrey Mokhov, Danil Sokolov, Maxim Rykunov, Alex Yakovlev

Verification of Microarchitectural Refinements in Rule-based Systems ............................................................. 61
Nirav Dave, Michael Katelman, Myron King, Arvind, Jose Meseguer

Design Contest

MEMOCODE 2011 Hardware/Software CoDesign Contest: NoC Simulator ..................................................... 73
Derek Chiou

Fast Scalable FPGA-Based Network-on-Chip Simulation Models ..................................................................... 77
Michael Papamichael

GPU-Based NoC Simulator .................................................................................................................................. 83
Mahdy Zolghadr, Koosha Mirhosseini, Saeid Gorgin, Abbas Nayebi

Invited Talk 2

A Flexible Formal Verification Framework for Industrial Scale Validation ....................................................... 89
Anna Slobodova, Jared Davis, Sol Swords, Warren Hunt

Session 4: Verification Problems

Predictive Analysis for Detecting Serializability Violations through Trace Segmentation ................................ 99
Arnab Sinha, Sharad Malik, Chao Wang, Aarti Gupta
Invited Tutorial 2

Function Interface Models for Hardware Compilation

Invited Tutorial 3

Modern Constraint Solving by Propagation

Invited Talk 3

A Case Study of Hardware Software Co-Design in a Consumer ASIC

Session 5: Verification and Simulation Techniques

Reachability Analysis for Incomplete Networks of Markov Decision Processes

Transforming SystemC Transaction Level Models into UPPAAL Timed Automata

Modeling of Time in Discrete-Event Simulation of Systems-on-Chip

Session 6: Testing, Debug, and Assertion-based Validation

Parallel Assertions for Debugging Parallel Programs

Automatic Generation of Assertions from System Level Design Using Data Mining

EFSM-based Model-driven Approach to Concolic Testing of System-Level Design

Author Index