2009 17th IFIP International Conference on Very Large Scale Integration

(VLSI-SoC 2009)

Florianopolis, Brazil
12-14 October 2009
# Table of Contents

Foreword ................................................................. vii

Committees................................................................. viii

Keynote Speech: Flexibility/Cost Trade-Off in Wireless Baseband Processing ................................................. 1

Norbert Wehn


P. A. Subrahmanyam

Keynote Speech: Emerging Technologies and Nanoscale Computing Fabrics ................................................... 3

Ian O'Connor

Invited Talk: Challenges and Emerging Technologies for System Integration Beyond the End of the Roadmap of nano-CMOS ........................................................................................................... 4

Sergio Bampi

A New Method for Significance Map Decoding Acceleration in the CABAD Regular Hardware Engine ........ 5

Dieison Antonello Deprá and Sergio Bampi

Enhancing Electromagnetic Attacks using Spectral Coherence based Cartography ........................................ 11

Amine Dehbaoui, Victor Lomne, Philippe Maurine, Lionel Torres and Michel Robert

Power Macro-Modelling using an Iterative LS-SVM Method ........................................................................... 17

Antonio Gusmao, L. Miguel Silveira and Jose Monteiro

Electromigration Failure Development in Modern Dual-Damascene Interconnects ..................................... 23

Roberto Lacerda de Orio, Hajdin Ceric, Johann Cervenka and Siegfried Selberherr

Complexity Reduction for Analog Circuit Performance Models Using Random Forests .............................. 29

Tsau-Shuan Wu, Cengiz Alkan and Tom Chen

Modeling and Dynamic Management of 3D Multicore Systems with Liquid Cooling .................................... 35

Ayse K. Coskun, Jose Ayala, David Atienza and Tajana Simunic Rosing

VIPRO-MP: a virtual prototype for multiprocessor architectures based on the SimpleScalar .......................... 41

Maxiwell Garcia, Marcelo Schuck and Marcio Oyamada

Adaptive Reduced Bit-width Instruction Set Architecture (adapt-rISA) ......................................................... 47

Sandro Soares, Ashok Halambi, Aviral Shrivastava, Flávio Wagner and Nikil Dutt
Power-Aware Branch Target Prediction Using a New BTB Architecture .......................................................... 53
  Hadi Sadeghi, Hamid Sarbazi-Azad and Hamid R. Zarandi

FSM-Controlled Architectures for Linear Invasion ......................................................................................... 59
  Farhadur Arifin, Richard Membarth, Abdulazim Amouri, Frank Hannig and Jürgen Teich

Fast Thermal-Aware Floorplanning using White-Space Optimization ......................................................... 65
  Sheldon Logan and Matthew Guthaus

Investigating Runtime Task Mapping for NoC-based Multiprocessor SoCs .................................................. 71
  Ewerson Carvalho, Ney Calazans and Fernando Moraes

Structural Heuristics for SAT-based ATPG .................................................................................................... 77
  Daniel Tille, Stephan Eggersglüß, Hoang M. Le and Rolf Drechsler

SyntHorus: Highly Efficient Automatic Synthesis from PSL to HDL .......................................................... 83
  Yann Oddos, Katell Morin-Allory and Dominique Borrione

On-Chip Timing Slack Monitoring ................................................................................................................. 89
  Bettina Rebaud, Marc Belleville, Edith Beigne, Michel Robert, Philippe Maurine and Nadine Azemard

Energy Efficiency of SISO Algorithms for Turbo-Decoding Message-Passing LDPC Decoders ................ 95
  Erick Amador, Vincent Rezard and Renaud Pacalet

Clocked and Asynchronous FIFO Characterization and Comparison .......................................................... 101
  Ho Suk Han and Kenneth Stevens

Multipath Routing in Time-Division-Multiplexed Networks on Chip ........................................................ 109
  Radu Stefan and Kees Goossens

Crosstalk fault tolerant NoC – design and evaluation ................................................................................. 115
  Alzemiro Lucas and Fernando Moraes

A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures .................. 121
  Petru B. Bacinschi and Manfred Glesner

Performance and Energy Evaluation of Memory Hierarchies in NoC-based MPSoCs under Latency .......... 127
  Gustavo Girão, Daniel Barcelos and Flávio Rech Wagner

Managing QoS Flows at Task Level in NoC-Based MPSoCs .................................................................... 133
  Everton Carara, Ney Calazans and Fernando Moraes

Optimal Multi-Processor SoC Thermal Simulation via Adaptive Differential Equation Solvers ............... 139
  Francesco Zanini, David Atienza, Ayse Kivilcim Coskun and Giovanni De Micheli
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Support Vector Machine Coverage Driven Verification for Communication Cores</td>
<td>147</td>
</tr>
<tr>
<td>Edgar Romero, Raul Acosta, Marius Strum and Jiang Chau Wang</td>
<td></td>
</tr>
<tr>
<td>Observability-based Coverage-directed Path Search using PBO for Automatic Test Vector Generation</td>
<td>153</td>
</tr>
<tr>
<td>José Costa and José Monteiro</td>
<td></td>
</tr>
<tr>
<td>GenerateRCS: A High-Level Design Tool for Generating Reconfigurable Computing Systems</td>
<td>159</td>
</tr>
<tr>
<td>Diana Goehringer, Jan Luhmann and Juergen Becker</td>
<td></td>
</tr>
<tr>
<td>Highly Efficient Reconfigurable Routers in Networks-on-Chip</td>
<td>165</td>
</tr>
<tr>
<td>Debora Matos, Caroline Concatto, Luigi Carro, Altamiro Susin, Marcio Kreutz and Fernanda Kastensmidt</td>
<td></td>
</tr>
<tr>
<td>Proposal of Instruction Level Modeling for Dynamically Reconfigurable Processor using SystemC</td>
<td>171</td>
</tr>
<tr>
<td>Junji KItamichi</td>
<td></td>
</tr>
<tr>
<td>Harmonic Distortion Induced by the Lambda-Effect in MOSFET Current Mirrors</td>
<td>175</td>
</tr>
<tr>
<td>Peterson R. Agostinho and Jader A. De Lima</td>
<td></td>
</tr>
<tr>
<td>A Study on WK-recursive Topology Using gpNoCsim++ Simulator and Comparison to Other Topologies</td>
<td>181</td>
</tr>
<tr>
<td>Mohammad Ali Jabrail Jamali, Hadi Bahrbegi, Amir Azimi Alasti Ahrabi and Mehdi Bahrbegi</td>
<td></td>
</tr>
<tr>
<td>Scaling of Advanced Floating Body Z-RAM Storage Cells: A Modeling Approach</td>
<td>185</td>
</tr>
<tr>
<td>Viktor Sverdlov and Siegfried Selberherr</td>
<td></td>
</tr>
<tr>
<td>Cost-Effective Multiresolution Motion Estimation Algorithm for Rate Distortion Optimized High Definition Video Encoder</td>
<td>189</td>
</tr>
<tr>
<td>Hai Bing Yin, Xiu Min Wang and Zhe Lei Xia</td>
<td></td>
</tr>
<tr>
<td>A multi-objective adaptive immune algorithm for NoC mapping</td>
<td>193</td>
</tr>
<tr>
<td>Martha Johanna Sepulveda Flórez, Marius Strum and Wang Jiang Chau</td>
<td></td>
</tr>
<tr>
<td>Hierarchical Analog Layout Migration with Pcells</td>
<td>197</td>
</tr>
<tr>
<td>João Serras and L. Miguel Silveira</td>
<td></td>
</tr>
<tr>
<td>A Parallel-Segmented Architecture for Low Power Content-Addressable Memory</td>
<td>203</td>
</tr>
<tr>
<td>Ka Fai Ng and Kenneth Hsu</td>
<td></td>
</tr>
<tr>
<td>IVM: An Interoperable Verification Methodology for Iterative and Incremental Digital System Design</td>
<td>207</td>
</tr>
<tr>
<td>Bruno Prado, Edna Barros, Gabriela Clemente, Luciano Silva, Adelmário Junior and Rômulo Bruno</td>
<td></td>
</tr>
<tr>
<td>Macro-modeling of analog blocks for SystemC-AMS simulation: A chemical sensor case-study</td>
<td>211</td>
</tr>
<tr>
<td>Fabio Cenni, Emmanuel Simeu and Salvador Mir</td>
<td></td>
</tr>
</tbody>
</table>
BIST for Strongly-Indicating Asynchronous Circuits ............................................................215
Deepali Koppad and Aris Efthymiou

Introduction of a Zonal Search Strategy for SVC Inter-Layer Prediction Module ..................219
Ronaldo Husemann, Valter Roesler and Altamiro Susin

BrownPepper: a SystemC-based Simulator for Performance Evaluation of Networks-on-Chip........223
Jaison Bruch, Magnos Pizzoni and Cesar Zeferino

Architectural Exploration of Forward 4x4 Hadamard Transform Applied to H.264/AVC Video
Compression Standard..............................................................................................................227
André Silva, João Altermann, Sérgio Almeida and Eduardo Costa

Design Approach for a Low Power Video Decoder ...............................................................231
Elmar Uwe Kurt Melcher, Henrique Nascimento Cunha, Maria de Lourdes Nascimento, Fabricio
Gutemberg Lelis de Melo and Matheus Bezerra Estrela Rodrigues

A Dynamic Reconfiguration Approach for Accelerating Highly Defective Processors ..............235
Monica Pereira and Luigi Carro

Tradeoffs of FPGA Design of Floating-point Transcendental Functions .............................239
    Daniel M. Muñoz, Diego F. Sánchez, Carlos H. Llanos and Mauricio Ayala-Rincon

Efficient Hardware Design for the Upsampling in the H.264/SVC Scalable Video Coding Extension...243
    Thaisa Silva, Fabiane Rediess, Luciano Agostini, Altamiro Susin and Sergio Bampi

Author Index..........................................................................................................................247