2011 International Conference on Embedded Computer Systems

(SAMOS 2011)

Samos, Greece
18-21 July 2011
# Table of Contents

## Keynotes


*Shuvra S. Bhattacharyya*

Supercomputing: Past, Present, and a possible future

*Alex Ramírez*

## Multicore Programming

On STM Concurrency Control for Multicore Embedded Real-Time Software

*Sherif Fahmy and Binoy Ravindran*

Accelerating Collective Communication in Message Passing on Manycore System-on-Chip

*Stefan Wallentowitz, Marcel Meyer, Thomas Wild, and Andreas Herkersdorf*

On the Impact of Dynamic Task Scheduling in Heterogeneous MPSoCs

*Oliver Arnold and Gerhard Fettweis*

Skeleton-based Automatic Parallelization of Image Processing Algorithms for GPUs

*Cedric Nugteren, Henk Corporaal, and Bart Mesman*

## Energy-Aware and Low-Power Designs

Power Adaptive Computing System Design in Energy Harvesting Environment

*Qiang Liu, Terrence Mak, Junwen Luo, Wayne Luk, and Alex Yakovlev*

Smart Cache: A Self Adaptive Cache Architecture for Energy Efficiency

*Karthik T. Sundararajan, Timothy M. Jones, and Nigel Topham*

Power Proportional Characteristics of an Energy Manager for Web Clusters

*Simon Holmbacka, Sébastien Lafond, and Johan Lilius*

Thermal optimization for micro-architectures through selective block replication

*Dionissios Diamantopoulos, Kostas Siozios, Sotiris Xydis, and Dimitrios Soudris*

## Design Space Exploration

Design Metrics and Visualization Techniques for Analyzing the Performance of MOEAs in DSE

*Toktam Taghavi and Andy D. Pimentel*
Architecture Design Space Exploration of Run-Time Scalable Issue-Width Processors .......................... 77
Ralf Koenig, Timo Stripf, Jan Heisswolf, and Jürgen Becker

TCEMC: A Co-Design Flow for Application-Specific Multicores .................................................. 85
Pekka O. Jaaskeläinen, Erno O. Salminen, Carlos S. de La Lama, Jarmo H. Takala, and Jose Ignacio Martinez

Multi-domain transformational design flow for embedded systems .............................................. 93
Kenneth C. Rovers, Marcel D. van de Burgwal, Jan Kuper, André B.J. Kokkeler, and Gerard J.M. Smit

Accelerators ............................................................... 102

Dedicated Hardware Accelerators for the Epistatic Analysis of Human Genetic Data ..................... 102
Fabio Cancare, Alessandro Marin, and Donatella Sciuto

Vector Processor Customization for FFT ....................................................................................... 110
Bogdan Spinean, Georgi Kuzmanov, and Georgi Gaydadjiev

FPGA Based Application Specific Processing for Sensor Nodes .................................................. 118
Teemu Nyländen, Janne Janhunen, Jari Hannuksela, and Olli Silvén

Parametrized Hardware Architectures for the Lucas Primality Test ........................................... 124
Adrien Le Masle, Wayne Luk, and Csaba Andras Moritz

Distributed Resource Management for Concurrent Execution of Multimedia Applications on MPSoC Platforms ................................................................................................................. 132
Ahsan Shabbir, Akash Kumar, Bart Mesman, and Henk Corporaal

Simulation and Modeling .................................................. 140

High Level Quantitative Hardware Prediction Modeling using Statistical methods ....................... 140
Roel Meeuws, Carlo Galuzzi, and Koen Bertels

Removal of Unnecessary Context Switches from the SystemC Simulation Kernel for Fast VP Simulation . 150
Kun Lu, Daniel Müller-Gritschneider, and Ulf Schlichtmann

A Novel ADL-based Compiler-Centric Software Framework for Reconfigurable Mixed-ISA Processors . 157
Timo Stripf, Ralf Koenig, and Jürgen Becker

ADL-Based Specification of Implementation Styles for Functional Simulators .............................. 165
David A. Penry and Kurtis D. Cahill

A Performance Estimation Flow for Embedded Systems with Mixed Software/Hardware Modeling .... 174
Joffrey Krieger, Alain Pegatoquet, Michel Auguin, and Florian Broekaert

Calibration and Validation of Software Performance Models for Pedestrian Detection Systems .......... 182
Rainer Kiesel, Martin Streubühr, Christian Haubelt, Otto Löhlein, and Jürgen Teich

Scalable Multi-Core Simulation Using Parallel Dynamic Binary Translation .................................. 190
Oscar Almer, Igor Böhm, Tobias Edler von Koch, Björn Franke, Stephen Kyle, and Volker Seeker

Fully-Automatic Derivation of Exact Program-Flow Constraints for a TighterWorst-Case Execution-Time Analysis ........................................................................................................... 200
Amine Marref
Image and Video Processing

A Hardware Accelerated Configurable ASIP Architecture for Embedded Real-Time Video-Based Driver Assistance Applications ................................................................. 209
  Gregor Schewior, Holger Flatt, Carsten Dolar, Christian Banz, and Holger Blume

Task-based Parallel H.264 Video Encoding for Explicit Communication Architectures .................. 217
  Michail Alvanos, George Tzenakis, Dimitrios S. Nikolopoulos, and Angelos Bilas

High Throughput and Scalable Architecture for Unified Transform Coding in Embedded H.264/AVC Video Coding Systems .................................................. 225
  Tiago Dias, Sebastian Lopez, Nuno Roma, and Leonel Sousa

Memory and Communication Strategies ................................................................. 233

Scalable ASIP Implementation and Parallelization of a MIMO Sphere Detector ............................. 233
  Esther P. Adeva, Björn Mennenga, and Gerhard Fettweis

Using SDRAMs for two-dimensional accesses of long 2n2m-point FFTs and transposing .................... 242
  Stefan Langemeyer, Peter Pirsch, and Holger Blume

On-Chip Network Resource Management Design and Validation ................................................. 249
  Francesco Bruschi, Antonio Miele, and Vincenzo Rana

Breaking the Bandwidth Wall in Chip Multiprocessors ............................................................. 255
  Augusto Vega, Felipe Cabarcas, Alex Ramírez, and Mateo Valero

Instruction Buffer with Limited Control Flow and Loop Nest Support ........................................ 263
  Vladimír Guzmán, Teemu Pitkänen, and Jarmo H. Takala

Optimizing Wait-States in the Synthesis of Memory References with Unpredictable Latencies ........ 270
  Yosi Ben Asher, Ron Meldiner, and Nadav Rotem

A Kernel Interleaved Scheduling Method for Streaming Applications on Soft-core Vector Processors ... 278
  Chengwei Zheng, John McAllister, and Yun Wu

Multicore Communications API (MCAPI) implementation on an FPGA multiprocessor .................... 286
  Lauri Matilainen, Erno O. Salminen, Timo D. Hämmäläinen, and Marko Hännikäinen

MOVE-Pro: a Low Power and High Code Density TTA Architecture .......................................... 294
  Yifan He, Dongrui She, Bart Mesman, and Henk Corporaal

SPECIAL SESSION 1 - 3D Chips: Challenges and Opportunities ............................................. 302

Introduction to the Special Session on “3D Chips: Challenges and Opportunities” ....................... 302
  Tong Zhang

Analyzing the Performance and Energy Impact of 3D Memory Integration on Embedded DSPs .......... 303
  Daniel W. Chang, Nam S. Kim, and Michael J. Schulte

Functional Unit Sharing Between Stacked Processors in 3D Integrated Systems ......................... 311
  Demid Borodin, Winston Siauw, and Sorin Dan Cotofana

On-Chip Dynamic Programming Networks Using 3D-TSV Integration ...................................... 318
  Raed Al-Dujaily, Terrence Mak, Kuan Zhou, Kai-Pui Lam, Yicong Meng, Alex Yakovlev, and
  Chi-Sang Poon
3D Specific Systems Design and CAD ................................................................. 326
Paul D. Franzon, W. Rhett Davis, Thor Thorolfsson, and Samson Melamed

SPECIAL SESSION 2 - What’s next for ESL .................................................. 330
Introduction to the Special Session on “What’s next for ESL” ....................... 330
Christian Haubelt
Challenges of Multi- and Many-Core Architectures for Electronic System-Level Design ................................................................. 331
Kim Grüttnner, Philipp A. Hartmann, and Wolfgang Nebel
Integrated Model-Driven Design-Space Exploration for Embedded Systems .......... 339
Nikola Trčka, Martijn Hendriks, Twan Basten, Marc Geilen, and Lou Somers
Trends in Embedded Software Synthesis .................................................... 347
Jeronimo Castrillon, Weihua Sheng, and Rainer Leupers
Software Synthesis in the ESL Methodology for Multicore Embedded Systems .......... 355
Soonhoi Ha and Hyunok Oh

SPECIAL SESSION 3 - Adaptive Systems ...................................................... 363
Introduction to the Special Session on “Adaptive Systems” ....................... 363
Gerard J.M. Smit
Admission Control and Self-Configuration in the EPOC Framework ................ 364
Steffen Stein, Moritz Neukirchner, and Rolf Ernst
Mapping of Modal Applications given Throughput and Latency Constraints .......... 372
Stefan J. Geuns, Joost P.H.M. Hausmans, and Marco J.G. Bekooij
Heterogeneous and Runtime Parameterizable Star-Wheels Network-on-Chip .......... 380
Diana Göhringer, Oliver Oey, Michael Hübner, and Jürgen Becker
Adaptive resource allocation for streaming applications ................................ 388
Timon D. ter Braak, Hermen A. Toersche, André B.J. Kokkeler, and Gerard J.M. Smit
Composable Power Management with Energy and Power Budgets per Application .......... 396
Andrew Nelson, Anca Molnos, and Kees Goossens
Scenario-Aware Dataflow: Modeling, Analysis and Implementation of Dynamic Applications ........ 404
Sander Stuijk, Marc Geilen, Bart Theelen, and Twan Basten

Author Index .................................................................................................. 412