2011 Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems

(CASES 2011)

Taipei, Taiwan
9 – 14 October 2011
CASES’11 Table of Contents

CASES’11 Program Chairs’ Welcome Message
Rajesh Gupta (University of California at San Diego)
Vincent John Mooney III (Georgia Technical University & Nanyang Technical University)

CASES 2011 Conference Organization

Keynote Address
Session Chair: Rajesh Gupta (University of California, San Diego)

Automatic Generation of Hardware/Software Interfaces (Page 1)
Arvind (Massachusetts Institute of Technology)

Session 1: Compiling and Runtime Support for Mobile Platforms
Session Chair: Florian Brander (ENS de Lyon)

Low-Overhead Virtualization of Mobile Platforms (Page 3)
Gernot Heiser (ICTA & University of New South Wales)

Selective Just-in-Time Compilation for Client-Side Mobile JavaScript Engine (Page 5)
Seong-Won Lee (Seoul National University)
Soo-Mook Moon (Seoul National University)

A Method-Based Ahead-of-Time Compiler for Android Applications (Page 13)
Chih-Sheng Wang (National Tsing Hua University)
Guillermo A. Perez (National Tsing Hua University)
Yeh-Ching Chung (National Tsing Hua University)
Wei-Chung Hsu (National Chiao Tung University)
Wei-Kuan Shih (National Tsing Hua University)
Hong-Kong Hsu (MediaTek Inc.)

Session 2: Compiler Smarts
Session Chair: Shuvra Bhattacharyya (University of Maryland)

Studying Optimal Spilling in the Light of SSA (Page 25)
Quentin Colombet (INRIA/LIP)
Florian Brander (INRIA/LIP)
Alain Darte (CNRS)

An Efficient Heuristic for Instruction Scheduling on Clustered VLIW Processors (Page 35)
Xueming Zhang (The University of New South Wales)
Hui Wu (The University of New South Wales)
Jingling Xue (The University of New South Wales)

Graph-Coloring and Treescan Register Allocation Using Repairing (Page 41)
Quentin Colombet (INRIA/LIP)
Benoit Boissinot (ENS/LIP)
Philip Brik (University of California, Riverside)
Sebastian Hack (Saarland University)
Fabrice Rastello (INRIA/LIP)

Session 3: System Software and Memory Architecture
Session Chair: Bruce Jacob (University of Maryland)

A Unified Approach to Eliminate Memory Accesses Early (Page 55)
Mafjul Md. Islam (Volvo Technology Corporation)
Per Stenstrom (Chalmers University of Technology)

An Evaluation of Different Modeling Techniques for Iterative Compilation (Page 65)
Eunjung Park (University of Delaware)
Sameer Kulkarni (University of Delaware)
John Cavazos (University of Delaware)

A Novel Thread Scheduler Design for Polymorphic Embedded Systems (Page 75)
Viswanath Krishnamurthy (Iowa State University)
Swamy D. Ponpandi (Iowa State University)
Akhilesh Tyagi (Iowa State University)

Session 4: Cache Reliability
Session Chair: Anindita Kumar (IIT Delhi)

Realizing Near-True Voltage Scaling in Variation-Sensitive L1 Caches via Fault Buffers (Page 85)
Tayyeb Mahmood (Korea Advanced Institute of Science & Technology)
Soontae Kim (Korea Advanced Institute of Science & Technology)

FFT-Cache: A Flexible Fault-Tolerant Cache Architecture for Ultra Low Voltage Operation (Page 95)
Abbas BanayanMofrad (University of California, Irvine)
Houman Homayoun (University of California, San Diego)
Nikil Dutt (University of California, Irvine)

Smart Cache Cleaning: Energy Efficient Vulnerability Reduction in Embedded Processors (Page 105)
Reiley Jeyapaul (Arizona State University)
Aviral Shrivastava (Arizona State University)
Session 5: Safety and Error Tolerance
Session Chair: Mohammad Shafique (Karlsruhe Institute of Technology)
Architecting Processors to Allow Voltage/Reliability Tradeoffs (Page 115)
John Sartori (University of Illinois at Urbana-Champaign)
Rakesh Kumar (University of Illinois at Urbana-Champaign)
Cost-Effective Safety and Fault Localization Using Distributed Temporal Redundancy (Page 125)
Brett H. Meyer (University of Virginia)
Benton H. Calhoun (University of Virginia)
John Lach (University of Virginia)
Kevin Skadron (University of Virginia)
Stochastic Computing: Embracing Errors in Architecture and Design of Processors and Applications (Page 135)
John Sartori (University of Illinois at Urbana-Champaign)
Joseph Sloan (University of Illinois at Urbana-Champaign)
Rakesh Kumar (University of Illinois at Urbana-Champaign)

Session 6: Performance Evaluation
Session Chair: Oliver Bringmann (FZI)
WCET-Driven Cache-Aware Code Positioning (Page 145)
Heiko Falk (Ulm University)
Helena Kotthaus (Technische Universität Dortmund)
Enabling Parametric Feasibility Analysis in Real-Time Calculus Driven Performance Evaluation (Page 155)
Alena Simalanat (École Polytechnique Fédérale de Lausanne)
Yusi Ramadian (University of Trento)
Roberto Passetonne (University of Trento)
Kai Lampka (ETH Zürich)
Simon Perathoner (ETH Zürich)
Lothar Thiele (ETH Zürich)
WCET-Driven Branch Prediction Aware Code Positioning (Page 165)
Sascha Pflazar (Technische Universität Dortmund)
Jan Kleinsorge (Technische Universität Dortmund)
Peter Marwedel (Technische Universität Dortmund)
Heiko Falk (Ulm University)

Session 7: Accelerated Computing
Session Chair: Aviral Shrivastava (Arizona State University)
A Hybrid Strategy for Mapping Multiple Throughput-Constrained Applications on MPSoCs (Page 175)
Amit Kumar Singh (Nanyang Technological University)
Akash Kumar (National University of Singapore & Eindhoven University of Technology)
Thambipillai Srikantnan (Nanyang Technological University)
Evaluation of an Accelerator Architecture for Speckle Reducing Anisotropic Diffusion (Page 185)
Siddharth Nilakantan (Drexel University)
Srikanth Annangi (Drexel University)
Nikhil Gulati (Drexel University)
Karthik Sangaiah (Drexel University)
Mark Hempstead (Drexel University)
An FPGA-based Heterogeneous Coarse-Grained Dynamically Reconfigurable Architecture (Page 195)
Ricardo Ferreira (Universidade Federal de Vicosa)
Julio Goldner Vendramini (Universidade Federal de Vicosa)
Lucas Musida (Universidade Federal de Vicosa)
Monica M. Penzina (Universidade Federal do Rio Grande do Sul)
Luigi Carro (Universidade Federal do Rio Grande do Sul)

Session 8: Embedded Multicore Computing
Session Chair: James Hoe (Carnegie-Mellon University)
Localizing Globals and Statics to Make C Programs Thread-Safe (Page 205)
Adam R. Smith (University of Kansas)
Prasad A. Kulkarni (University of Kansas)
Vector Class on Limited Local Memory (LLM) Multi-Core Processors (Page 215)
Ke Bai (Arizona State University)
Di Lu (Arizona State University)
Aviral Shrivastava (Arizona State University)

Session 8A: Microfluidic Biochips: Recent Research and Emerging Challenges
Session Chair: Paul Pop (Technical University of Denmark)
Session Co-Chair: Tsung-Yi Ho (National Cheng Kung University)
System-Level Modeling and Synthesis of Flow-Based Microfluidic Biochips (Page 225)
Wajid Hassan Minhas (Technical University of Denmark)
Paul Pop (Technical University of Denmark)
Jan Madsen (Technical University of Denmark)

Tutorials
Hardware/Software Architecture for Flash Memory Storage Systems (Page 235)
Sang Lyul Min (Seoul National University)
Eyee Hyun Nam (Seoul National University)
Compositional Analysis of Real-Time Embedded Systems (Page 237)
Linh T. X. Phan (University of Pennsylvania)
Insup Lee (University of Pennsylvania)
Oleg Sokolsky (University of Pennsylvania)

2011 CASES Author Index