2011 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics

(PrimeAsia 2011)

Macao, China
6 – 7 October 2011
# TABLE OF CONTENTS

## SESSION A: DATA CONVERTER TECHNIQUES

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A Nonlinearity Digital Background Calibration Algorithm for 2.5bit/stage Pipelined ADCs With Opamp Sharing Architecture</td>
<td>1</td>
</tr>
<tr>
<td>A Calibration Technique for Mismatch of Capacitor Arrays in A/D and D/A Converters</td>
<td>5</td>
</tr>
<tr>
<td>A Time-Efficient Dither-Injection Scheme for Pipelined SAR ADC</td>
<td>9</td>
</tr>
<tr>
<td>A Hardware-effective Digital Decimation Filter Implementation for 24-bit ΔΣ ADC</td>
<td>13</td>
</tr>
</tbody>
</table>

### Authors

- Yuan Fei, Sai-Weng Sin, Seng-Pan U, Rui P. Martins
- Libing Zhou, Liyuan Liu, Dongmei Li
- Rui Wang, U-Fat Chio, Chi-Hang Chan, Li Ding, Sai-Weng Sin, Seng-Pan U, Rui P. Martins, Zhihua Wang
- Yafei Ye, Ting Li, Zhihua Wang, Liyuan Liu, Dongmei Li

## SESSION B – POWER

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A 3.3V to 3.19V Low-Dropout Regulator with Frequency Compensation Strategy without Trimming</td>
<td>17</td>
</tr>
<tr>
<td>Investigation of LC-Hybrid Active Power Filters in Resonances Prevention and Compensation Capabilities</td>
<td>21</td>
</tr>
<tr>
<td>A FPGA-Based Power Electronics Controller for Hybrid Active Power Filters</td>
<td>25</td>
</tr>
</tbody>
</table>

### Authors

- Yiwei Zhang, Liyuan Liu, Dongmei Li
- Chi-Seng Lam, Man-Chung Wong, Ying-Duo Han
- Bo San, U-Fat Chio, Chi-Seng Lam, Ning-Yi Dai, Man-Chung Wong, Chi-Kong Wong, Sai-Weng Sin, Seng-Pan U, R. P. Martins

## SESSION C – DIGITAL SIGNAL PROCESSING

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>An Algorithm for the Design of Low Power Linear Phase FIR Filters</td>
<td>29</td>
</tr>
<tr>
<td>A New Motion Compensation Algorithm and New Test Algorithm to Compare the Result of Motion Compensation</td>
<td>33</td>
</tr>
<tr>
<td>On-Chip Process and Temperature Compensation and Self-Adjusting Slew Rate Control for Output Buffer</td>
<td>37</td>
</tr>
</tbody>
</table>

### Authors

- Wenbin Ye, Ya Jun Yu
- Chunchun Chen, Xuewei Chen, Eryan Yang
- Ron-Chi Kuo, Hsin-Yuan Tseng, Jen-Wei Liu, Chua-Chin Wang

## SESSION D - CAD AND MEMS

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Theorems on the Global Convergence of the Nonlinear Homotopy Method for MOS Circuits</td>
<td>41</td>
</tr>
<tr>
<td>Stability Analysis of MEMS Gyroscope Drive Loop Based on CPPLL</td>
<td>45</td>
</tr>
<tr>
<td>Electromechanical Closed-Loop with High-Q Capacitive Micro-Accelerometers and Pulse Width Modulation Force Feedback</td>
<td>49</td>
</tr>
</tbody>
</table>

### Authors

- Dan Niu, Guangming Hu, Yasuaki Inoue
- Huan-Ming Wu, Hai-Gang Yang, Tao Yin, Hui Zhang
- Zhen-Hua Ye, Hai-Gang Yang, Fei Liu, Tao Yin, Qi-Song Wu

## SESSION E – VISUAL SIGNAL PROCESSING

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>CUDA-Based Acceleration of Post Deblocking Filter</td>
<td>53</td>
</tr>
<tr>
<td>High Performance JPEG Decoder Based on FPGA</td>
<td>57</td>
</tr>
<tr>
<td>A Fast Noise Variance Estimation Algorithm</td>
<td>61</td>
</tr>
</tbody>
</table>

### Authors

- Ting Liu, Chunchun Chen, Eryan Yang
- Junming Shan, Dayao Wang, Eryan Yang
- Wenjiang Liu, Tao Liu, Mengtian Rong, Ruolin Wang, Hao Zhang
SESSION F – BIOMEDICAL CIRCUITS AND SYSTEMS

A Real-Time Heart Beat Detector and Quantitative Investigation based on FPGA
Cheng Dong, Chio In Ieong, Mang I. Vai, Peng Un Mak, Pui In Mak, Feng Wan

The Design of a Universal and Configurable ASIC for Biological Stimulation
Weifeng Zhang, Yinan Dong, Jo-Yu Wu, Kee-Tiong Tang, Guoxing Wang

A New ECG Signal Processing Scheme for Low Power Wearable ECG Devices
Yibin Hong, Iniyal Rajendran, Yong Lian

SESSION G - ANALOG SIGNAL PROCESSING

A SiGe BiCMOS Class A Power Amplifier Targeting 5.5GHz Application
Qiong Yan, Lin Hua, Lei Chen, Ying Ruan, Jie Su, Shulin Zhang, Wei Zhang, Shengfu Liu, Zongsheng Lai

NTF Zero Compensation Technique for Passive Sigma-delta Modulator
Arshad Hussain, Sai-Weng Sin, Seng-Pan U, Rui P. Martins

A 0.7 V DTMOS-Based Class AB Current Mirror
Arnon Kanjanop, Varakorn Kasemsuwan

A High-Gain Fully-Differential Thermal Noise-Canceling CMOS Front-End Amplifier
Puttachai Chimpleekul, Varakorn Kasemsuwan

SESSION H - VLSI SYSTEMS AND APPLICATIONS

Compact Distributed RLCG Interconnect Model -- Signal Transient Response for Dispersionless Interconnect
Jing Xia, Chi Liu, Xinnan Lin, Wei Zhao, Yu Han, Aixi Zhang, Jin He

Multiple Continuous Error Correct Code for High Performance Network-on-chip
Bin Wang, Jing Xie, Zhigang Mao, Qin Wang

Non-Linear Partitioning for Decimal Logarithm Approximation
Chetan Kumar Yadav, Sreehari Veeramachaneni, M. B. Srinivas

Reconfigurable Adders for Binary/BCD Addition/Subtraction
Syed Ershad Ahmed, Sreehari Veeramachaneni, Moorthy Muthukrishnan, M. B. Srinivas

Conditional Sum Block for High Sparse Adders
Sai Phaneendra Parlapalli, Sreehari Veeramachaneni, Moorthy Muthukrishnan, M. B. Srinivas

SESSION I - CIRCUITS AND SYSTEMS FOR COMMUNICATIONS – 1

A 3.9 pJ/Pulse Differential IR-UWB Pulse Generator in 90 nm CMOS
Kin Keung Lee, Øivind Næss, Tor Sverre Lande

A Novel Digital Predistortion Technique for Class-E PA with Delay Mismatch Estimation
U-Wai Lok, Pui-In Mak, Wei-Han Yu, Rui P. Martins

A 0.13μm CMOS 0.8-10.6GHz Low Noise Amplifier with Active Balun for Multi-Standard Applications
Kaichen Zhang, Wei Li, Fan Ye, Ning Li, Junyan Ren

SESSION J - CIRCUITS AND SYSTEMS FOR COMMUNICATIONS – 2

Memory Efficient LDPC Decoder Design
Yuan Yao, Wei Liang, Fan Ye, Junyan Ren

A Double Active-Decoupling Technique for Reducing Package Effects in a Cognitive-Radio Balun-LNA
Miao Liu, Pui In Mak, Yao Hua Zhao, Rui P. Martins

An Effective Buffer Space Management in Serial RapidIO Endpoint
Fengfeng Wu, Song Jia, Yuan Wang

Author Index