2012 25th International Conference on VLSI Design

Hyderabad, India
7-11 January 2012
2012 25th International Conference on VLSI Design
VLSID 2012

Table of Contents

Message from the Steering Committee Chair .................................................................xiv
Message from the General Chair ..............................................................................xv
Silver Jubilee Message from the Conference Founding Member ..............................xvi
Message from the Silver Jubilee Special Chair ..........................................................xvii
Message from the Silver Jubilee Conference Convener ............................................xviii
Message from the Program Chairs .........................................................................xix
Message from the Organizing Chair .......................................................................xxi
Message from the Tutorial Chairs ..........................................................................xxii
Message from the Sponsorship and Exhibits Team ....................................................xxiii
Message from the President, VLSI Society of India ..................................................xxiv
VLSI Design Conference Steering Committee (2011) ................................................xxvi
VLSI Design 2012 Conference Committee ..............................................................xxvii
VLSI 2012 Technical Program Committee and Reviewers ....................................xxxi
VLSI Design 2011 Best Paper Awards .....................................................................xxxvi
VLSI Design Conference History ..........................................................................xxxvii
Embedded Systems Design Conference History .....................................................xxxviii
About the Cover ........................................................................................................xxix
Keynote Speakers .....................................................................................................xl

Invited Keynote Talks

Keynote Talk: A History of the VLSI Design Conference ...........................................1
  Vishwani D. Agrawal

Keynote Talk: Semiconductor Industry: Best of Times, Worst of Times, and Nowhere
Else I Would Rather Be! ............................................................................................3
  Jaswinder S. Ahuja

Keynote Talk: A Wireless Sensor a Day Keeps the Doctor Away ..............................5
  Bert Gyselinckx

Keynote Talk: The Variability Expeditions: Exploring the Software Stack
for Underdesigned Computing Machines .................................................................7
  Rajesh Gupta

Keynote Talk: Challenges in Automotive Cyber-physical Systems Design ............9
  Samarjit Chakraborty
Full Day Tutorials

Tutorial T1: Design of Mixed-Signal Systems using SystemC AMS Extensions
Samit Adhikari, Markus Damm, Christoph Grimm, and François Pechey

Himanshu Thapliyal and Nagarajan Ranganathan

Tutorial T3: DFM, DFT, Silicon Debug and Diagnosis – The Loop to Ensure Product Yield
Srikanth Venkataraman and Nagesh Tamarapalli

Susmita Sur-Kolay and Swarup Bhunia

Tutorial T5: Advanced Analog-Mixed Signal System and Circuit Techniques
Pavan Hanumolu, Un-Ku Moon, and Terri Fiez

Tutorial T6: Variability-resistant Software and Hardware for Nano-Scale Computing
Nikil Dutt, Mani Srivastava, Rajesh Gupta, and Subhashish Mitra

Tutorial T7A: New Modeling Methodologies for Thermal Analysis of 3D ICs and Advanced Cooling Technologies of the Future
David Atienza and Arvind Shridhar

Tutorial T7B: Optimally Addressing Verification Constraint Complexity for Effective Functional Convergence
Shankar Hemmady

Tutorial T8A: Designing Silicon-Photonic Communication Networks for Manycore Systems
Ajay Joshi

Tutorial T8B: Wireless System Design and Systems Engineering Challenges
Kameswara Rao B, Muralidhar Reddy B, and Ravi Kishore B

Embedded Tutorials

Embedded Tutorial ET1: Pole-Zero Analysis of Low-Dropout (LDO) Regulators: A Tutorial Overview
Annajirao Garimella, Punith Surkanti, and Paul M. Furth

Embedded Tutorial ET2: Digital Subscriber Line
M Kalyana Kumar Rao, Shantha Kumari PV, and Boopalan Sellapan

Embedded Tutorial ET3: Packaging Trends, Die Package Co-Design Flow and Challenges
Siva Kothamasu

Embedded Tutorial ET4: Advanced Techniques for Programming Networked Embedded Systems
Vijay Raghunathan
Panel Discussion

Panel Discussion: SoC Realization – A Bridge to New Horizons or a Bridge to Nowhere? .................................................................38

Sathyam K. Pattanam, P.P. Chakrabarti, Mahesh Mahendale, Srikanth Jadcherla, Seer Akademi,
Vikas Gautham, and Raju Bala Showry Pudota

Session A1: Application Driven Analog Design

Random Access Analog Memory (RA2M) for Video Signal Application .........................................................................................39

Nilanjan Chattaraj and Anindya Sundar Dhar

A 55-mW 300MS/s 8-bit CMOS Parallel Pipeline ADC ..................................................................................................................45

Manas Kumar Hat and Tarun K. Bhattacharyya

A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time $\Delta\Sigma$
Modulator for Audio Applications .................................................................................................................................51

Saravana Kumar and Shouri Chatterjee

Session B1: Application Specific Processing Architectures

Hardware Efficient Architecture for Generating Sine/Cosine Waves .................................................................57

Supriya Aggarwal and Kavita Khare

Power Aware Hardware Prototyping of Multiclass SVM Classifier Through
Reconfiguration ........................................................................................................................................62

Rajesh A. Patil, Gauri Gupta, Vineet Sahula, and A.S. Mandal

A High Speed FIR Filter Architecture Based on Novel Higher Radix Algorithm ..........................................................68

S.K. Sahoo and K. Srinivasa Reddy

Session C1: Low Power Analog-Mixed Signal Design

Impact of Body Bias Based Leakage Power Reduction on Soft Error Rate .................................................................74

Warin Sootkaneung and Kewal K. Saluja

An Area Efficient Diode and On Transistor Interchangeable Power Gating Scheme
with Trim Options for Low Power SRAMs ......................................................................................................................80

Ankur Goel, Donald Evans, Richard Stephani, Venkateswara Reddy, Dharmendra Rai,
Veerabadra Chary, and N. Sathisha

An Energy Efficient Oscillator Frequency Calibration Methodology Using Fraction
Phase Computation ..................................................................................................................................................85

Amitava Ghosh, Isha Das, and Achintya Halder

Session A2: High Speed Mixed Signal RF Design

Self-Induced Supply Noise Reduction Technique in GBPS Rate Transmitters .................................................................92

Nitin Gupta, Tapas Nandy, and Phalguni Bala

Buffer Design and Eye-Diagram Based Characterization of a 20 GS/s CMOS DAC .................................................................96

Mohit Singh and Shalabh Gupta
Analog Processing Based Equalizer for 40 Gbps Coherent Optical Links in 90 nm CMOS ...................................................................................................................................................................101
Pawan Kumar Moyade, Nandakumar Nambath, Allmin Ansari, and Shalabh Gupta

Session B2: Designing Real Time Embedded Systems

HD Resolution Intra Prediction Architecture for H.264 Decoder .................................................................107
Jimit Shah, K.S. Raghunandan, and Kuruvilla Varghese

Design for Security of Block Cipher S-Boxes to Resist Differential Power Attacks ........................................113
Bodhisatwa Mazumdar, Debdeep Mukhopadhyay, and Indranil Sengupta

Real-time Melodic Accompaniment System for Indian Music Using TMS320C6713 .......................................119
Prateek Verma and Preeti Rao

Session C2: Design Techniques for Power Management

Bidirectional Single-Supply Level Shifter with Wide Voltage Range for Efficient Power Management .............................................................................................................................125
Sujan K. Manohar, Vinod K. Somasundar, Ramakrishnan Venkatasubramanian, and Poras T. Balsara

Pole-Zero Analysis of Low-Dropout (LDO) Regulators: A Tutorial Overview ..................................................131
Annajirao Garimella, Punith R. Surkanti, and Paul M. Furth

Session A3: Analog/RF Design Techniques

3-D Parasitic Modeling for Rotary Interconnects .................................................................................................137
Vinayak Honkote, Ankit More, and Baris Taskin

Power Aware Post-Manufacture Tuning of MIMO Receiver Systems ............................................................143
Debashis Banerjee, Shreyas Sen, Shyam Kumar Devarakond, and Abhijit Chatterjee

Session B3: Communication Applications

GPU Implementation of a Programmable Turbo Decoder for Software Defined Radio Applications ...........................................................................................................................................................................149
Dhiraj Reddy Nallapa Yoge and Nitin Chandrachoodan

Session C3: Thermal Analysis and Temperature Aware Design

Run-time Prediction of the Optimal Performance Point in DVS-based Dynamic Thermal Management ..........155
Junyoung Park, H. Mert Ustun, and Jacob A. Abraham

Temperature-aware Task Partitioning for Real-Time Scheduling in Embedded Systems ................................161
Zhe Wang, Sanjay Ranaka, and Prabhat Mishra

Towards Thermal Profiling in CMOS/Memristor Hybrid RRAM Architectures ...............................................167
Cory E. Merkel and Dhireesha Kudithipudi
Session A4: CMOS Sensors and MEMS
CMOS Gas Sensor Array Platform with Fourier Transform Based Impedance Spectroscopy ................................................................. 173

M. Pramod, Navakanta Bhat, Gaurab Banerjee, Bharadwaj Amrutur, K.N. Bhat, and Praveen C. Ramamurthy

A Compact Temperature Sensor at 1.8μA per Hz Conversion Rate and 1.1 °C
Accuracy for SOCs .................................................................................................................. 179

Subhajit Sen, Dan Babitch, and Noshir Dubash

Analysis of the Pull-In Phenomenon in Microelectromechanical Varactors ................................................................. 185

Anindya Lal Roy, Anirban Bhattacharya, Ritesh Ray Chaudhuri, and Tarun Kanti Bhattacharyya

Session B4: Architecture and Logic Synthesis
Low-Latency No-Handshake GALS Interfaces for Fast-Receiver Links ................................................................. 191

Jean-Michel Chabloz and Ahmed Hemani

Set-Cover Heuristics for Two-Level Logic Minimization ................................................................................................. 197

Ankit Kagliwal and Shankar Balachandran

A Rapid Methodology for Multi-mode Communication Circuit Generation ................................................................. 203

Liang Tang, Jorgen Peddersen, and Sri Parameswaran

Session C4: Energy Harvesting and Power Management
An Integrated CMOS RF Energy Harvester with Differential Microstrip Antenna and On-Chip Charger ................................................................. 209

Mahima Arrawatia, Varish Diddi, Harsha Kochar, Maryam Shojaei Baghini, and Girish Kumar

Low-Overhead Maximum Power Point Tracking for Micro-Scale Solar Energy Harvesting Systems ................................................................................................. 215

Chao Lu, Sang Phill Park, Vijay Raghunathan, and Kaushik Roy

Hybrid NEMS-CMOS DC-DC Converter for Improved Area and Power Efficiency ................................................................. 221

Sujan K. Manohar, Ramakrishnan Venkatasubramanian, and Poras T. Balsara

Session A5: Physical Design and TCAD
A Heuristic Method for Co-optimization of Pin Assignment and Droplet Routing in Digital Microfluidic Biochip ................................................................................................................................. 227

Ritwik Makherjee, Hafizur Rahaman, Indrajit Banerjee, Tuhina Samanta, and Parthasarathi Dasgupta

Clock Tree Skew Minimization with Structured Routing ................................................................................................. 233

Pinaki Chakrabarti

Accurate Leakage Estimation for FinFET Standard Cells Using the Response Surface Methodology ................................................................................................................................. 238

Sourindra Chaudhuri, Prateek Mishra, and Niraj K. Jha
Session B5: System Level Design
Real-Time, Content Aware Camera–Algorithm–Hardware Co-Adaptation for Minimal Power Video Encoding .................................................................245
   Joshua W. Wells, Jayaram Natarajan, Abhijit Chatterjee, and Irtaza Barlas

Session C5: Low Power Design Techniques
Way Sharing Set Associative Cache Architecture ..................................................................................251
   C.J. Janraj, T. Venkata Kalyan, Tripti Warrier, and Madhu Mutyam
A Novel Encoding Scheme for Low power in Network on Chip Links ......................................................257
   Deepa N. Sarma, G. Lakshminarayanan, and K.V.R. Suryakiran Chavali
A Power Delivery Network Aware Framework for Synthesis of 3D Networks-on-Chip with Multiple Voltage Islands ........................................................................262
   Nishit Kapadia and Sudeep Pasricha

Session A6: Packaging and 3D Circuits
A Framework for TSV Serialization-aware Synthesis of Application Specific 3D Networks-on-Chip ...........................................................................................................268
   Sudeep Pasricha

Session B6: Low Power IC Design I
   Deepak Kumar Meher, Arunkumar Salimath, and Achintya Halder
Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs .........................................................................................................................280
   Chetan Vudadha, Goutham Makkena, M. Venkata Swamy Nayudu, P. Sai Phaneendra,
   Syed Ershad Ahmed, Sreehari Veeramachaneni, N. Moorthy Mathukrishnan, and M.B. Srinivas
A 1.25GHz 0.8W C66x DSP Core in 40nm CMOS ..................................................................................286
   Raguram Damodaran, Timothy Anderson, Sanjive Agarwala, Rama Venkatasubramanian,
   Michael Gill, Dhileep Gopalakrishnan, Anthony Hill, Abhijeet Chachad,
   Dheera Balasubramanian, Naveen Bhoria, Jonathan Tran, Duc Bui, Mujibur Rahman,
   Shriram Moharil, Matthew Pierson, Steve Mullinnix, Hung Ong, David Thompson,
   Krishna Gurram, Ohuyle Olorode, Nuruddin Mahmood, Jose Flores, Arjun Rajagopal,
   Soujanya Narnur, Daniel Wu, Alan Hales, Kyle Peavy, and Robert Sussman
### Session C6: Diagnosis and Debug Techniques

A Reconfigurable On-die Traffic Generator in 45nm CMOS for a 48 iA-32 Core  
Praveen Salihundam, Mohammed Asadullah Khan, Shailendra Jain, Yatin Hoskote, Satish Yada, Shasi Kumar, Vasantha Erraguntla, Sriram Vangal, and Nitin Borkar  
Efficient Online RTL Debugging Methodology for Logic Emulation Systems  
Somnath Banerjee and Tushar Gupta  
SCARE: Side-Channel Analysis Based Reverse Engineering for Post-Silicon Validation  
Xinmu Wang, Seetharam Narasimhan, Aswin Krishna, and Swarup Bhunia

### Session A7: Fast Algorithms for Nano CMOS AMS Optimization

Kriging-Assisted Ultra-Fast Simulated-Annealing Optimization of a Clamped Bitline Sense Amplifier  
Oghenekarho Okobiah, Saraju P. Mohanty, Elias Kougianos, and Oleg Garitselov  
Fast-Accurate Non-Polynomial Metamodeling for Nano-CMOS PLL Design Optimization  
Oleg Garitselov, Saraju P. Mohanty, and Elias Kougianos  
Circuit Optimization at 22nm Technology Node  
Angada B. Sachid, P. Paliwal, S. Joshi, M. Shojaei, D. Sharma, and V. Rao

### Session B7: Low Power IC Design II

Synthesis of Reversible Circuits Using Heuristic Search Method  
Kamalika Datta, Gaurav Rathi, Indranil Sengupta, and Hafizur Rahaman  
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis  
Sajib Kumar Mitra and Ahsan Raja Chowdhury  
Width-Aware Fine-Grained Dynamic Supply Gating: A Design Methodology for Low-Power Datapath and Memory  
Lei Wang, Somnath Paul, and Swarup Bhunia

### Session C7: Timing Issues in Test

Eliminating Performance Penalty of Scan  
Ozgur Sinanoglu  
A Silicon Testing Strategy for Pulse-Width Failures  
Srinivas Vooka, Khushboo Agarwal, Abhijeet Shrivastava, Pranav Murthy, and Venkatraman Ramakrishnan  
At-speed Testing of Asynchronous Reset De-assertion Faults  
Arvind Jain, Maheddhar Jalasutram, Srinivas Vooka, Prasun Nair, and Neeraj Pradhan
Session A8: Efficient Methods for AMS Design Optimization

A Library for Passive Online Verification of Analog and Mixed-Signal Circuits .................................................. 364
Debjit Pal, Pallab Dasgupta, and Siddharta Mukhopadhayay

A Fast Equation Free Iterative Approach to Analog Circuit Sizing ................................................................. 370
Supriyo Maji and Pradip Mandal

Iterative Performance Model Upgradation in Geometric Programming Based Analog
Circuit Sizing for Improved Design Accuracy ................................................................. 376
Samiran Dam and Pradip Mandal

Session C8: Formal Methods in Test and Verification

Analysis of Reachable Sensitisable Paths in Sequential Circuits with SAT and Craig Interpolation ................................................................. 382
Matthias Sauer, Stefan Kupferschmid, Alexander Czutro, Sudhakar Reddy, and Bernd Becker

Formal Verification of Galois Field Multipliers Using Computer Algebra Techniques ........................................ 388
Jinpeng Lv and Priyank Kalla

A Novel SMT-Based Technique for LFSR Reseeding .................................................................................. 394
Sarvesh Prabhu, Michael S. Hsiao, Loganathan Lingappan, and Vijay Gangaram

Session A9: Circuit Simulation

Two Graph Based Circuit Simulator for PDE-Electrical Analogy ................................................................. 400
Yogesh Dilip Save, H. Narayanan, and Sachin B. Patkar

Modeling of Partially Depleted SOI DEMOSFETs with a Sub-circuit Utilizing
the HiSIM-HV Compact Model ................................................................................................. 406
Tarun Kumar Agarwal and M. Jagadesh Kumar

Implications of Halo Implant Shadowing and Backscattering from Mask Layer Edges
on Device Leakage Current in 65nm SRAM .................................................................................. 412
H.C. Srinivasaiah

Session B9: Reconfigurable Architectures

Customizing Instruction Set Extensible Reconfigurable Processors Using GPUs ..................................................... 418
Unmesh D. Bordoloi, Bharath Suri, Swaroop Nunna, Samarjit Chakraborty, Petru Eles,
and Zebo Peng

Energy-Efficient Application Mapping in FPGA through Computation in Embedded
Memory Blocks .................................................................................................................. 424
Anandaroop Ghosh, Somnath Paul, and Swarup Bhunia

Intra-Task Dynamic Cache Reconfiguration .................................................................................. 430
Hadi Hajimiri and Prabhat Mishra
### Session C9: Test Optimization

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A Diagnosability Metric for Test Set Selection Targeting Better Fault Detection</td>
<td>436</td>
</tr>
<tr>
<td>Subhadip Kundu, Santanu Chattopadhyay, Indranil Sengupta, and Rohit Kapur</td>
<td></td>
</tr>
<tr>
<td>Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias</td>
<td>442</td>
</tr>
<tr>
<td>Breeta Sen Gupta, Urban Ingelsson, and Erik Larsson</td>
<td></td>
</tr>
<tr>
<td>Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock</td>
<td>448</td>
</tr>
<tr>
<td>Priyadharshini Shanmugasundaram and Vishwani D. Agrawal</td>
<td></td>
</tr>
</tbody>
</table>

### Author Index

<table>
<thead>
<tr>
<th>Author Index</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author Index</td>
<td>454</td>
</tr>
</tbody>
</table>