

2012 IEEE International Conference on Microelectronic Test Structures

(ICMTS 2012)

**San Diego, California, USA
19 – 22 March 2012**



**IEEE Catalog Number: CFP12MTS-PRT
ISBN: 978-1-4673-1027-7**

TABLE OF CONTENTS

SESSION 1: Design Margin

Co-Chairs: Christopher Hess, PDF Solution Inc., USA

Emilio Lora-Tamayo, Universitat Autònoma de Barcelona, Spain

- | | | |
|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| 1.1 | Ring Oscillator with Calibration Circuit for Accurate On-Chip IR-drop Measurement , Shinichi Nishizawa and Hidetoshi Onodera, Kyoto University, Kyoto, Japan | 3 |
| 1.2 | Calibration of Library element Optimization to improve Static Power , Venkat Kolagunta*, Savithri Sundareswaran, Puneet Sharma, Donald Hall, Matthew Thompson**, Brad Smith, Surya Veeraraghavan, Freescale Semiconductor, Austin, TX, *GLOBALFOUNDRIES, Malta, NY and **Austin, TX | 9 |
| 1.3 | A Novel Structure of MOSFET Array to Measure Off-Leakage Current with High Accuracy , Hidetoshi Oishi, Tsuyoshi Suzuki, Masaaki.Bairo, Shigetaka.Mori, Kazuhisa.Ogawa, and Hidetoshi Ohnuma, Sony Corp. Kanagawa, Japan | 14 |
| 1.4 | A Universal Test Structure for the Direct Measurement of the Design Margin of Even-Stage Ring Oscillators with CMOS Latch , Yutaka Hirakawa, Ayami Motomura, Kohei Ota, Norihiro Mimura, Kazuyuki Nakamura, Kyushu Institute of Technology, Fukuoka, Japan | 18 |

SESSION 2: Variability

Co-Chairs: Colin McAndrew, Freescale Semiconductor, USA

Antoine Cros, STMicroelectronics, France

- | | | |
|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| 2.1 | Inhomogeneous Ring Oscillator for WID Variability and RTN Characterization , Shuichi Fujimoto, Islam AKM Mahfzul, Takashi Matsumoto, and Hidetoshi Onodera, Kyoto University, Kyoto, Japan | 25 |
| 2.2 | Addressable Test Structures for MOSFET Variability Analysis , Sunil Chitrashekaraiiah, Shenglong Guo, Rainer Herberholz, David Vigar, and Mark Redford*, CSR Ltd., Cambridge, United Kingdom and *CSR Technology, San Jose, CA | 31 |
| 2.3 | Test Structures for Interdie Variations Monitoring in Presence of Statistical Random Variability , Giancarlo Castaneda, André Juge, Gérard Ghibaudo*, Dominique Golanski, David Hogue, Jean-Michel Portal**, and Bertrand Borot, STMicroelectronics, Crolles, France, *IMEP_LAHC, Minatec, Grenoble, France and **IM2NP, Marseille, France | 36 |

SESSION 3: MEMS

Co-Chairs:

Yoshio Mita, University of Tokyo, Japan

Greg M. Yeric, ARM, USA

- 3.1 **Piezoresistive Membrane Deflection Test Structure for the Evaluation of Hermeticity in Low Cavity Volume MEMS and Microelectronic Packages**, S. Costello, M.P.Y. Desmulliez, S. McCracken*, C. Lowrie, S. Cargill and A.J. Walton** Heriot-Watt University, Edinburgh, Scotland, U.K., *MCS Ltd., Midlothian, Scotland, U.K. and **The University of Edinburgh, Edinburgh, Scotland, UK. **45**
- 3.2 **A Diaphragm based Piezoelectric AlN Film Quality Test Structure**, Nathan Jackson, Rosemary O'Keeffe, Robert O'Leary, Mike O'Neill*, Finbarr Waldron, and Alan Mathewson, Tyndall National Institute, Cork, Ireland and *Analog Devices, Inc., Limerick, Ireland **50**
- 3.3 **A Novel High-Throughput On-Wafer Electromechanical Sensitivity Characterization System for Piezoresistive Cantilevers**, G. Tosolini, G.F. Villanueva*, F. Perez-Murano and J. Bausells, Institut de Microelectronica de Barcelona, Bellaterra, Spain and *California Institute of Technology, Pasadena, CA. **55**
- 3.4 **Modification and Characterisation of Material Hydrophobicity and Surface Acoustic Wave Driven Microfluidics**, H. Zou, Y. Li, S. Smith, A.S. Bunting, A.J. Walton and J.G. Terry, University of Edinburgh, Edinburgh, UK **61**
- 3.5 **A Blur-Range Test Structure of Collimation-Controller-Integrated Silicon Shadow Mask for Three-Dimensional Surface Patterning with Sputtering**, Satoshi Morishita, Masanori Kubota, and Yoshio Mita, The University of Tokyo, Tokyo, Japan **66**

SESSION 4: Poster Session

Co-Chairs: Anthony J. Walton, University of Edinburgh, UK

Hi-Deok Lee, Chungnam Nat. University, Korea

- 4.1 **Study on Device Matrix Array Structure for MOSFET g_m Variability Evaluation**, Kazuo Terada, Ryo Takeda, Katsuhiko Tsuji, Takaaki Tsunomura*, Akio Nishida* and Tohru Mogami*, Hiroshima City University, Hiroshima, Japan and *MIRAI-Selete, Ibaraki, Japan **73**
- 4.2 **A Proposition on Test Circuit Structures Using Selectively Metal-Covered Transistors for a Laser Irradiation Failure Analysis**, Hiroshi Hatano, Shizuoka Institute of Science and Technology, Shizuoka, Japan **77**
- 4.3 **Threshold Voltage Variation Extracted from MOSFET C-V Curves by Charge-Based Capacitance Measurement**, Katsuhiko Tsuji, Kazuo Terada, Ryo Takeda, Takaaki Tsunomura*, Akio Nishida* and Tohru Mogami*, Hiroshima City University, Hiroshima, Japan and *MIRAI-Selete, Ibaraki, Japan **82**

4.4	Electrical Characterisation of Dry Microneedle Electrodes for Portable Bio-potential Recording Applications , Francesco Pini, Conor O'Mahony* and Kevin G. McCarthy, University College Cork, Cork, Ireland and *Tyndall National Institute, Cork, Ireland	87
4.5	Reliability Analysis of NAND Gates with Modified Channel Length in Series n-MOSFETs , T. Matsuda, Y. Tokumitsu, H. Hanai, H. Iwata and T. Ohzone*, Toyama Prefectural University, Toyama, Japan and *Dawn Enterprise	91
4.6	A Novel High Accurate Analytical Technique of the Leak Current for the Product Chip , T. Okagaki, N. Takeshita, S. Tanaka, S. Tateishi, K. Shibutani, T. Tsutsui, H. Abe, M. Yokota, K. Onozawa, Renesas Electronics, Hyogo, Japan	95
4.7	Simple Gate Charge (Qg) Measurement Technique for On-Wafer Statistical Monitoring and Modeling of Power Semiconductor Devices , Vijay Krishnamurthy, Alex Gyure, and Pascale Francis, Texas Instruments, Santa Clara, CA	98
4.8	Experimental Extraction of Substrate-Noise Coupling between MOSFETs and its Compact Modeling for Circuit Simulation , S. Emoto, T. Miyoshi, M. Miyake, H. J. Mattausch, M. Miura-Mattausch, T. Iizuka*, Y. Sahara*, T. Hoshida*, K. Matsuzawa*, and T. Arakawa*, Hiroshima University, Hiroshima, Japan and *Semiconductor Technology Academic Research Center, Kanagawa, Japan	101
4.9	Quantitative Wafer Mapping of Residual Stress in Electroplated NiFe Films using Independent Strain and Young's Modulus Measurements , G. Schiavone, M.P.Y. Desmulliez*, S. Smith, J. Murray, E. Sirotkin, J. Terry, A.R. Mount, A.J. Walton, The University of Edinburgh, Edinburgh, UK and * Heriot-Watt University, Edinburgh, UK	105
4.10	Dynamic Pixel Test Pattern for CMOS Image Sensor , Kyu-Seok Lee, Hee-Jae Lee, Myoung-Jun Jang, Jong-Chae Kim, Sung-Tae Kim, Jang-Won Moon, In-Wook Cho and Kyung-Dong Yoo, Hynix Semiconductor Inc., Kyoungi-Do, South Korea	111
4.11	Phase Change Memory Advanced Electrical Characterization for Conventional and Alternative Applications , A. Toffoli*, Manan Suri*, L. Perniola*, A. Persico, C. Jahan, J.F. Nodin, V. Sousa*, B. DeSalvo*, G. Reibold*, *CEA LETI-Minatec, Grenoble, France	114
4.12	A Novel Compact CBCM Method for High Resolution Measurement in 28nm CMOS Technology , Kin Hooi Dia, Willy Tsao, Cheng Hsing Chien, Zheng Zeng, MediaTek Inc., Hsinchu, Taiwan	119
4.13	32nm Yield Learning Using Addressable Defect Arrays , Muthu Karthikeyan, John Cassels, and Lior Arie*, IBM Systems and Technology Group, Hopewell Junction, NY and *IBM Israel Systems and Technology Lab., Haifa, Israel	122

SESSION 5: Process Characterization

Co-Chairs: Brad Smith, Freescale, USA

Tsuyoshi Sekitani, University of Tokyo, Japan

- 5.1 **A Test Circuit for Extremely Low Gate Leakage Current Measurement of 10 aA for 80,000 MOSFETs in 80 s**, Y. Kumagai, T. Inatsuka, R. Kuroda, A. Teramoto, T. Suwa, S. Sugawa and T. Ohmi, Tohoku University, Tohoku, Japan 131
- 5.2 **New Evaluation Method of Low-k Dielectric Films by using a Gated PN-junction Diode and a Field MOS Transistor**, Yoichi Tamaki, Masaki Ito, Masaru Hashino, and Yoshifumi Kawamoto, Consortium for Advanced Semiconductor Materials and Related Technologies (CASMAT), Tokyo, Japan 137
- 5.3 **A Compact Circuit for Wafer-Level Monitoring of an Operational Amplifier High-Frequency Performance using DC Parametric Test Equipment**, Zach Sparling, Vance C. Tyree, Nathan Cox. And P. Thomas Vernier, MOSIS Service, Marina del Rey, CA 142
- 5.4 **Improved precision methodology for access resistance extraction using Kelvin test structures**, Antoine Cros, Gérard Morin, François Dieudonné, Julien Rosa, STMicroelectronics, Crolles, France 146
- 5.5 **Correlation of Optical and Electrical Test Structures for Characterisation of Copper Self-Annealing**, J. Murray, S. Smith, G. Schiavone, J.G. Terry, A.R. Mount*, and A.J. Walton, The University of Edinburgh, Edinburgh, UK 152

SESSION 6: RF

Co-Chairs: Colin McAndrew, Freescale Semiconductor, USA

Tatsuya Ohguro, Toshiba Corp., Japan

- 6.1 **In-situ Calibration and Verification Techniques for the Characterization of Microwave Circuits and Devices**, Isaac Martinez, Centellax, Inc., Santa Rosa, CA 161
- 6.2 **An Extended De-embedding Method for On-Wafer Components**, Yu-Ling Lin, Hsiao-Tsung Yen, Ho-Hsiang Chen, Chewn-Pu Jou, Chin-Wei Kuo, Min-Che Jeng, Fu-Lung Hsueh, Chih-Hua Hsiao*, and Guo-Wei Huang*, Taiwan Semiconductor Manufacturing Company Ltd. and *National Nano Device Laboratories, Hsin-Chu, Taiwan, R.O.C. 166
- 6.3 **Development of a Novel System for Characterizing MOSFET Noise in Higher Frequency Regimes**, Kenji Ohmori, Ryu Hasunuma, and Keisaku Yamada, University of Tsukuba, Ibaraki, Japan 169

SESSION 7: Parameter Extraction

Co-Chairs: Kjell Jeppson, Chalmers University of Technology, Sweden

Kevin McCarthy, University College Cork, Ireland

- 7.1 **Very Low Frequency Noise Characterization of Semiconductor Devices using DC Parameter Analyzers**, Hans Tuinhout, Adrie Zegers-van Duijnhoven and Anco Heringa, NXP Semiconductors, Eindhoven, The Netherlands 175
- 7.2 **An Improved Procedure to Extract the Limiting Carrier Velocity in Ultra Scaled CMOS Devices**, P. Toniutti, R. Clerc*, P. Palestri, C. Diouf**, A. Cros**, D. Esseni, F. Boeuf**, G. Ghibaudo* and L. Selmi, DIEGM, Udine, Italy, *IMEP-LAHC, MINATEC, Grenoble, France; and **ST-Microelectronics, Crolles, France 181
- 7.3 **Compact Thermal-Interaction Model for Dynamic within Chip Temperature Determination by Circuit Simulation**, K. Ishiguro, A. Ueno, A. Toda, M. Miyake, H. J. Mattausch, M. Miura-Mattausch, K. Matsuzawa*, T. Iizuka*, S. Yamaguchi*, T. Hoshida*, A. Kinoshita*, and T. Arakawa*, Hiroshima University, Hiroshima, Japan and *Semiconductor Technology Academic Research Center, Kanagawa, Japan 187
- 7.4 **Self-heating Parameter Extraction of Power MOSFETs Based on Transient Drain Current Measurements and on the 2-cell Self-heating Model**, R. Koh and T. Iizuka, Renesas Electronics, Kanagawa, Japan 191
- 7.5 **Parameter Extraction for Relaxation-Time Based Non-Quasi-Static MOSFET Models**, Zeqin Zhu, Colin C. McAndrew*, Ik-Sung Lim*, and Gennady Gildenblat, Arizona State University, Tempe, AZ and *Freescale Semiconductor, Tempe, AZ 196

SESSION 8: Stress

Co-Chairs: Stewart Smith, University of Edinburgh, UK

Kazuo Terada, Hiroshima City University, Japan

- 8.1 **Evaluation of Dynamic Bonding Stress and Interlayer Cracking using a Combo Sensor**, Yoshihiko Miki and Hirobumi Watanabe, Ricoh Co., Ltd., Osaka, Japan 203
- 8.2 **Withdrawn**
- 8.3 **Simultaneous Characterization of Mechanical and Electrical Performances for Ultraflexible and Stretchable Organic Integrated Circuits**, Tsuyoshi Sekitani, Tomoyuki Yokota, Kazunori Kuribara, Takao Someya, The University of Tokyo, Tokyo, Japan 206
- 8.4 **The MEMS 5-in-1 Reference Materials (RM 8096 and 8097)**, Janet Cassard, Jon Geist, Michael Gaitan, and David G. Seiler, National Institute of Standards and Technology, Gaithersburg, MD 211

SESSION 9: Matching

Co-Chairs: Mark Poulter, Texas Instruments, USA
Hans Tuinhout, NXP Semiconductors, The Netherlands

- 9.1 **Self-Biasing and Self-Amplifying MOSFET Mismatch Test Structure**, Colin C. McAndrew, Mike Zunino, and Brandt Braswell, Freescale Semiconductor, Tempe, AZ 219
- 9.2 **Active “multi-fingers”: Test structure to improve MOSFET matching in sub-threshold area**, Y.Joly, L. Lopez, J.M. Portal*, H.Aziza*, Y. Bert, F. Julien, P. Fornara, STMicroelectronics, Rousset, France and *IM2NP, Marseille, France 225
- 9.3 **Characterization and Modeling Methodology for the Evaluation of Statistical Variation of MOSFETs**, L. Bortesi, L. Vendrame, P. Fantini, A. Spessot, and A.L. Lacaita*, Micron Tech, Agrate Brianza, Italy and * Politecnico di Milano, Milano, Italy 229
- 9.4 **Impact of Mask Making Imperfections on the Performance of Matching Critical Sub-Circuit Blocks**, L. J. Choi, M. Poulter, J. de Santis, G. Cestra, L. Moberly, K. Gadepally, H. McCulloh*, R. Beera*, V. Garg** K. Green** and J. Prater#, Texas Instruments Inc., Santa Clara, CA, *Texas Instruments Inc., South Portland, ME, **Toppan Photomasks Inc., Round Rock, TX, and #Texas Instruments Inc., Fort Collins, CO 233

SESSION 10: Capacitance

Co-Chairs: Bill Verzi, Agilent Technologies, USA
Alain Toffoli, CEA, France

- 10.1 **Combined C-V/I-V Front-End-Of-Line Measurement**, Stas Polonsky, Simeon Realov*, Jiun-hsin Liao**, Michael Hargrove#, and Mark Ketchen, IBM Research, T. J. Watson Research Center, Yorktown Heights, NY, *Columbia University, New York, NY, **IBM Systems and Technology Group, Hopewell Junction, NY, and #GLOBALFOUNDRIES, Hopewell Junction, NY 241
- 10.2 **Nano CV Probe Characterization Analysis Comparison with Conventional CV Probe Pad Analysis**, Terence Kane, Michael P. Tenney, IBM Systems and Technology Group, Hopewell Junction, New York 245
- 10.3 **A Novel Test Structure for FEOL Device MOSFET CCTG CBCM Measurement in Advanced 28nm Technology**, Willy Tsao, Kin Hooi Dia, Zheng Zeng, Cheng Hsing Chien, MediaTek Inc., Hsinchu, Taiwan 248
- 10.4 **Fast and Accurate Characterization of Interconnect Capacitance Network Using Degenerated Exhaustive Direct Charge Measurement (DEDCM)**, Masaharu Goto, Jun Taniguchi and Kenichi Takano, Agilent Technologies International Japan, Ltd., Tokyo, Japan 253