2012 Sixth IEEE/ACM International Symposium on Networks on Chip

(NoCS 2012)

Lyngby, Denmark
9 – 11 May 2012
# Table of Contents

**Message from the Chairs** .......................................................................................................................................................... viii

**Conference Committees** ........................................................................................................................................................... x

**Additional Reviewers** .............................................................................................................................................................. xiii

---

### Session 1: Routing and Arbitration

**MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect** .............................................................................................................................................................................. 1  
*Chris Fallin, Greg Nazario, Xiangyao Yu, Kevin Chang, Rachata Ausavarungrun, and Onur Mutlu*

**Déjà Vu Switching for Multiplane NoCs** ................................................................................................................................. 11  
*Ahmed K. Abousamra, Rami G. Melhem, and Alex K. Jones*

**HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks** ........................................................................................................................................................................ 19  
*Masoumeh Ebrahimi, Masoud Daneshtalab, Fahimeh Farahnakian, Juha Plosila, Pasi Liljeberg, Maurizio Palesi, and Hannu Tenhunen*

**Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip** .................................................. 27  
*Dan Zhao and Ruizhe Wu*

### Session 2: Power Modeling and Power Management in NoCs

**An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads** ................................................................................................................................................... 35  
*Paul Bogdan, Radu Marculescu, Siddharth Jain, and Rafael Tornero Gavila*

**In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches** .................................. 43  
*Xi Chen, Zheng Xu, Hyungjun Kim, Paul Gratz, Jiang Hu, Michael Kishinevsky, and Umit Ogras*
Modeling and Power Evaluation of On-Chip Router Components in Spintronics

Pierre Schamberger, Zhonghai Lu, Xianyang Jiang, and Meikang Qiu

Session 3: Novel NoC Design & Support for CMP/MPSoCs

Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support

Mario Lodde, Jose Flich, and Manuel E. Acacio

CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers

Stavros Volos, Ciprian Seiculescu, Boris Grot, Naser Khosro Pour, Babak Falsafi, and Giovanni De Micheli

Synthesis of NoC Interconnects for Custom MPSoC Architectures

Gul N. Khan and Anita Tino

Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations

S. Carrillo, J. Harkin, L.J. McDaid, S. Pande, S. Cawley, B. McGinley, and F. Morgan

Session 4: Simulation and Analysis

Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation

Javier Navaridas, Behram Khan, Salman Khan, Paolo Faraboschi, and Mikel Luján

TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers

Pablo Abad, Pablo Prieto, Lucia G. Menez, Adrián Colaso, Valentin Puente, and José-Angel Gregorio

Analytical Performance Modeling of Hierarchical Interconnect Fabrics

Nikita Nikitin, Javier de San Pedro, Josep Carmona, and Jordi Cortadella

Session 5: Flow Control and Flit Serialization

Dynamic Flow Regulation for IP Integration on Network-on-Chip

Zhonghai Lu and Yi Wang

A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip

Changlin Chen, Ye Lu, and Sorin D. Cotofana

Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels

Robert Hesse, Jeff Nicholls, and Natalie Enright Jerger
Session 6: QoS, Error Control and Verification

Efficient Timing Channel Protection for On-Chip Networks ................................................................. 142
   Yao Wang and G. Edward Suh

A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems ................................................................. 152
   Martin Schoeberl, Florian Brandner, Jens Sparso, and Evangelia Kasapaki

A Mixed Verification Strategy Tailored for Networks on Chip ................................................................. 161
   Georgios Tsiligiannis and Laurence Pierre

Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip ................................................................. 169
   Qiaoyan Yu, José Cano, José Flich, and Paul Ampadu

Session 7: 3D & Emerging NoCs

Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures ................................................................. 177
   Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Khalid Latif, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen

Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints ................................................................. 185
   Luca Ramini, Davide Bertozzi, and Luca P. Carloni

A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects ................................................................. 193
   Hyunjoo Jang, Baik Song An, Nikhil Kulkarni, Ki Hwan Yum, and Eun Jung Kim

DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling ................................................................. 201
   Chen Sun, Chia-Hsin Owen Chen, George Kurian, Lan Wei, Jason Miller, Anant Agarwal, Li-Shiuan Peh, and Vladimir Stojanovic

Author Index ........................................................................................................................................ 211