2012 IEEE 30th VLSI Test Symposium

(VTS 2012)

Maui, Hawaii, USA
23 – 25 April 2012
# VTS 2012 Table of Contents

Foreword....................................................................................................................................................................ix  
Organizing Committee.............................................................................................................................................x  
Program Committee...............................................................................................................................................xiii  
Steering Committee................................................................................................................................................xiv  
Acknowledgements...............................................................................................................................................xv  
Test Technology Technical Council (TTTC)....................................................................................................xvi  
Test Technology Educational Program (TTEP) Tutorials....................................................................................xix  
Awards.......................................................................................................................................................................xx

---

## Session 1

### Session 1A: BIST

Test Generator with Preselected Toggling for Low Power Built-In Self-Test.................................................................1  
*J. TYSZER, J. RAJSKI, G. MRUGALSKI and B. NADEAU-DOSTIE*

A Built-In Self-Test Scheme for DDR Memory Output Timing Test and Measurement..............................................7  
*H. KIM and J. ABRAHAM*

HBIST: An Approach towards Zero External Test Cost.................................................................................................13  
*M. BUBNA, A. GOEL K. ROY*

### Session 1B: Analog, Mixed-Signal & RF 1

Smart selection of indirect parameters for DC-based alternate RF IC testing..............................................................19  
*F. AZAIS, H. AYARI, S. BERNARD, M. COMTE, M. RENOVELL, V. KERZERHO and C. KELMA*

Analog/RF test ordering in the early stages of production testing............................................................................25  
*N. AKKOUCHE, S. MIR, E. SIMEU and M. SLAMANI*

A SAR ADC Missing-Decision Level Detection and Removal Technique.............................................................31  
*X.L. HUANG, J. L. HUANG, Y.F. CHOU and D.M. KWAI*

### IP Session 1C: Chip Autopsies: Post-silicon Debug and Failure Analysis Practices

Organizer: S. RAVI - Texas Instruments, S. Venkataraman - Intel, K. HATAYAMA - NAIST  
Moderator: S. Venkataraman – Intel  

---
Case studies of root-causing critical failures and test escapes on TI's Platform SoCs  
B. Duggal (speaker), A. Bhat, P. Pradeep, H. Mistry, A. Jain - Texas Instruments

Fault isolation through optical diagnostics and nano-probing: A critical bridge between scan-based diagnosis and failure analysis. 
T. Eiles - Intel

A fault diagnosis system having interfaces to various DFT tools 
K. Shigeta - Renesas Technologies

Session 2

Session 2A: On-Line Test, Diagnosis & Characterization

Self-Adaptive Power Gating with Test Circuit for On-line Characterization of Energy Inflection Activity………..38  
A. TRIVEDI and S. MUKHOPADHYAY

Comprehensive Online Defect Diagnosis in On-Chip Networks……………………………………………………44  
A. GHOFRANI, R. PARIKH, S. SHAMSHIRI, A. DEORIO, V. BERTACCO, K.T. CHENG

A Pseudo-Dynamic Comparator for Error Detection in Fault Tolerant Architectures…………………………………50  

Session 2B: Analog, Mixed-Signal & RF 2

Built-in-Self Test of Transmitter I/Q Mismatch Using Self-Mixing Envelope Detector……………………………..56  
A. NASSERY, S. BYREGOWDA, S. OZEV, M. VERHELST and M. SLAMANI

Towards a Fully Stand-Alone Analog/RF BIST: A Cost-Effective Implementation of a Neural Classifier………….62  
D. MALIUK, N. KUPP and Y. MAKRIS

An On-Chip NBTI Monitor for Estimating Analog Circuit Degradation………………………………………………68  
S. ASKARI, M. NOURANI, M. RAWAT

Session 3

Session 3A: Delay & Performance Test 1

An Oscillation-based Test Structure for Post-Silicon Timing Information Extraction………………………………..74  
E. J. JANG, A. GATTIKER, S. NASSIF and J. ABRAHAM

Silicon Evaluation of Faster than at-speed Transition Delay Tests……………………………………………………80  

Bayesian-Based Process Parameter Estimation Using IDDQ Current Signature………………………………………86  
M. SHINTANI and T. SATO

Special Session 3B: New Topic………………………………………………………………………………………………..N/A
Organizer: B. KAMINSKA, B. COURTOIS

Identifying test issues with nano-scale optics: considerations at the quantum level 
C. LANDROCK - iDme Technologies
Session 4

Special Session 4A:
TTTC’s E. J. McCluskey Best Doctoral Thesis 2011 Award Contest, ........................................N/A
Part 1: Public presentation.
Organizer: I. POLIAN - U. of Passau, H. STRATIGOPoulos - TIMA

Special Session 4B:
Embedded Tutorial: IEEE P1149.1-2012 Addresses Challenges in Test Re-Use from IP to IC to Systems.................................................................N/A
Organizer & Speaker: CJ Clark - Intellitech

Session 5

Session 5A: 3D ICs

Direct Connection and Testing of TSV and Microbump Devices using NanoPierce Contactor.......................96
O. YAGLIOGLU, B. ELDRIDGE - FormFactor

Test Cost Optimization Technique for Pre-Bond Test of 3D ICs......................................................................102
J. F. LI, Y.X. CHEN, Y.J. HUANG - National Central U.

Cost Modeling and Analysis for Interposer-Based Three-Dimensional IC.......................................................108
Y.W. CHOU, P.Y. CHEN, M. LEE, C.W. WU - National Tsing Hua U.

Session 5B: Delay & Performance Test 2

Delay Test Resource Allocation and Scheduling for Multiple Frequency Domains .........................................114
B. ARSLAN, A. ORAILOGLU - UC San Diego

Detection of Gate-Oxide Defects with Timing Tests at Reduced Power Supply.............................................120
X. QIAN, C. HAN, A. SINGH - Auburn U.

Small-Delay Defects Detection Under Process Variation Using Inter-Path Correlation..................................127
F. GALARZA-MEDINA, J. GARCIA-GERVACIO, V. H. CHAMPAC - INAOE, A. ORAILOGLU - UC San Diego

IP Session 5C: Design for Reliability and Variability.......................................................................................N/A

Organizers: M. NICOLAIDIS - TIMA, Y. Zorian - Synopsys

Solving the Soft Error conundrum on SoC with innovative analytic tools
O. LAUZERAL, D. ALEXANDRESCU - iRoC

A Predictive Bottom-up Hierarchical Approach to System Reliability
V. HUARD - STMicroelectronics, L. ANGHEL - TIMA

DFH(eterogeneity) for tera-scale reliable processors
X. VERA - Intel
Session 6

Session 6A: Test of High-Speed I/Os

Test of Phase Interpolators in High Speed I/Os Using a Sliding Window Search………………………………….134

Dual-frequency Incoherent Sub-sampling Technique for Signal Reconstruction of Spectrally Sparse Wideband Signals with Enhanced Time/Frequency Resolution……………………………………………………………………………………………………………………………..…140
N. TZOU - Georgia Institute of Technology

Jitter Characterization of High-Speed Pseudo-Random Bit Sequences Using Nonuniform Periodic Sampling with Low-cost Hardware Architecture………………………………………………………………………………………………………………………………………………………………………..…146
T. H. MOOG, H. CHO, A. CHATTERJEE - Georgia Institute of Technology

Session 6B: DFT & Compression

Enhancing Testability by Structured Partial Scan………………………………………………………………………..152
P WOHL, J. WAICUKAUSKI - Synopsys , J. COLBURN - Nvidia

Write-through Method for Embedded Memory with Compression Scan-based Testing……………………………….158
G. SEOK, H. KIM - Qualcomm , B. MOHAMMAD - Khalifa U. of Science

Ping-pong Test: Compact Test Vector Generation for Reversible Circuits……………………………………………..164
M. ZAMANI - Northeastern U. , M. TAHOORI - Karlsruhe Institute of Technology , K. CHAKRABARTY - Duke U.

Session 7

Session 7A: ATPG & Compression

SAT-ATPG Using Preferences for Improved Detection of Complex Defect Mechanisms………………………….170
A. CZUTRO, M. SAUER, T. SCHUBERT - U. of Freiburg , I. POLIAN - U. of Passau , B. BECKER - U. of Freiburg

Static Test Compaction for Transition Faults Under the Hazard-Based Detection Conditions…………………………176
I. POMERANZ - Purdue U.

Exploiting X-Correlation in Output Compression via Superset X-Canceling…………………………………………182
J. CHUNG, N. TOUBA - U. of Texas at Austin

Special Session 7B: New Topic

Organizers: B. KAMINSKA - Simon Fraser U., B. COURTOIS - CMP

DFT methodology for 3D stacked integrated circuits
R. MALLARD - CMC Microsystems

Session 8

Special Session 8A:
TTC’s E. J. McCluskey Best Doctoral Thesis 2011 Award Contest,………………………………………………..N/A
Part 2: Competition (Regency A&B)
Organizers: I. POLIAN - U. of Passau, H. STRATIGOPoulos – TIMA
Special Session 8B:
Embedded Tutorial: Physical Modeling and Design for Phase Change Memories
Embedded, ................................................................................................................................. N/A
Organizer & Speaker: M. RUDAN - Univ. of Bologna

Sessions 9

Session 9A: Power Issues

A Novel Method for Fast Identification of Peak Current during Test...........................................191

A Novel Capture-Safety Checking Method for Multi-Clock Designs and Accuracy Evaluation with Delay Capture Circuits .........................................................197

Power Characterization of Embedded SRAMs for Power Binning..................................................203
Y. ZHAO, L. GRENIER, A. MAJUMDAR - AMD

Session 9B: Diagnosis & Debug

Tester-Based Optical and Electrical Diagnostic System and Techniques........................................209
P. SONG - IBM, F. STELLARI - IBP

A SMT-Based Diagnostic Test Generation Method for Combinational Circuits ..................................215
S. PRABHU, M. HSIAO - Virginia Tech, L. LINGAPPAN, V. GANGARAM - Intel

Net Diagnosis Using Stuck-at and Transition Fault Models..........................................................221
L. ZHAO, V. AGRAWAL - Auburn U.

IP Session 9C: 3D ............................................................................................................................ N/A
Organizer: Y. ZORIAN - Synopsys

Session 10

Session 10A: Memory Test & Repair

Test Algorithms for ECC-based Memory Repair...............................................................................228
P. PAPAVRAMIDOU, M. NICOLAIDIS - TIMA

A Memory Failure Pattern Analyzer for Memory Diagnosis and Repair..........................................234
B.Y. LIN, M. LEE, C.W. WU - National Tsing Hua U.

Process Variability-Aware Proactive Reconfiguration Technique for Mitigating Aging effects in Nano Scale SRAM lifetime.................................................................240
A. RUBIO, P. POUYAN, E. AMAT - U. Politecnica de Catalunya
Session 10B: Design Verification & Security

Are advanced DFT structures sufficient for preventing scan-attacks?..........................................................246
J. DAROLT, G. DI NATALE, M.L. FLOTTES, B. ROUZEYRE - LIRMM

Proof Carrying-Based Information Flow Tracking for Data Secrecy Protection and Hardware Trust ...............252
Y. JIN, Y. MAKRIS - Yale U.

Test Generation for Subtractive Specification Errors.......................................................................................258
P. LEE, I. HARRIS - UC Irvine

Session 11

Session 11A: Power Supply Noise

On the Parametric Failures of SRAM in a 3D-die Stack considering Tier-to-Tier Supply Cross-talk ..................264
W. YUEH, S. CHATTERJEE, A. TRIVEDI, S.I. MUKHOPADHYAY - Georgia Institute of Technology

Transition delay fault testing of 3D-ICs with IR drop study..............................................................................270
S. PANTH, S. K. LIM - Georgia Institute of Technology

Estimating Power Supply Noise and Analyzing Its Impact on Path Delay.........................................................276
S. RAO, A. KALLIANPUR, R. ROBUCCI, C. PATEL - UMBC

Session 11B: Defect, Fault & Error Tolerance

Derating Based Hardware Optimisations in Soft Error Tolerant Designs.......................................................282
V. PRASANTH, R. PAREKHJI - Texas Instruments India, V. SINGH - Indian Institute of Science.

Towards Spatial and Temporal Fault Resilience in Array Processors.............................................................288
S. SINDIA, V. AGRAWAL - Auburn U.

An Aging-Aware Flip-Flop Design Based on Accurate and Robust Failure Prediction....................................294
J. PARK, J. ABRAHAM - U. of Texas at Austin

Session 12

Special Session 12A: Embedded Tutorial: Advanced Test Methods for SRAMs.............................................300
Organizers & Speakers: A. BOSIO, L. DILILLO - LIRMM
Authors: A. BOSIO, L. DILILLO, P. GIRARD, S. PRAVOSSOU DOVITCH, A. VIRAZEL – LIRMM

Special Session 12B:

Panel: Current Testing: Dead or Alive? ..............................................................................................................
Organizer: C. THIBEAULT - Ecole de technologie superieure
Panelists:

- H. MANHAEEVE - Q-Qtar
- A. SINGH - Auburn U.
- C. THIBEAULT - ETS