2012 IEEE Computer Society Annual Symposium on VLSI

(ISVLSI 2012)

Amherst, Massachusetts, USA
19 – 21 August 2012

IEEE

IEEE Catalog Number: CFP12179-PRT
ISBN: 978-1-4673-2234-8

2012 IEEE Computer Society Annual Symposium on VLSI

ISVLSI 2012

Table of Contents

Message from the General and Program Chairs xiii

Organizing Committee xiv

Technical Program Committee xvi

Additional Reviewers xviii

Keynote and Plenary Talks xix

Ph.D. Forum

A Dataflow Framework for DSP Algorithm Refinement 1
Youngsoo Kim, Winser E. Alexander, and William W. Edmonson

Impact of Logic Synthesis on Soft Error Rate of Digital Integrated Circuits 3
Daniel B. Limbrick

Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies 5
Himanshu Thapliyal and Nagarajan Ranganathan

Algorithms for On-Chip Solution Preparation Using Digital Microfluidic Biochips 7
Sudip Roy, Partha P. Chakrabarti, and Bhargab B. Bhattacharya

NoC/Router Design

A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies 9
Maryam Bahmani, Abbas Sheibanyrad, Frédéric Pétrot, Florentine Dubois, and Paolo Durante

Formal Estimation of Worst-Case Communication Latency in a Network-on-Chip 15
Vinitha Arakkonam Palaniveloo and Arcot Sowmya

Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability 21
Marios Evripidou, Chrysostomos Nicopoulos, Vassos Soteriou, and Jongman Kim

A Fast Head-Tail Expression Generator for TCAM—Application to Packet Classification 27
Infall Syafalni and Tsutomu Sasao

Thermal Analysis and 3D IC Design

Hybrid 3D-IC Cooling System Using Micro-fluidic Cooling and Thermal TSVs 33
Bing Shi, Ankur Srivastava, and Avram Bar-Cohen

Adaptive Stackable 3D Cache Architecture for Manycores 39
Eric Guthmuller, Ivan Miro-Panades, and Alain Greiner

Reducing Temperature Variation in 3D Integrated Circuits Using Heat Pipes 45
Kunal Ganeshpure and Sandip Kundu

A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures 51
Simone Corbetta, Davide Zoni, and William Fornaciari

VLSI Architectures, Designs, and Implementations of Cryptographic Systems for Constrained Resources Environments

Hardware Comparison of the ISO/IEC 29192-2 Block Ciphers 57
Neil Hanley and Maire O'Neill

Throughput and Efficiency Analysis of Unrolled Hardware Architectures for the SHA-512 Hash Algorithm 63
Ignacio Algredo-Badillo, Miguel Morales-Sandoval, Claudia Feregrino-Uribe, and René Cumplido

VLSI Design and Implementation of Homophonic Security System 69
N. Sklavos, P. Kitsos, and O. Koufopavlou

RRAM and Computing

Understanding the Switching Mechanism in Transition Metal Oxide Based ReRAM Devices 73
Rashmi Jha and Branden Long

Operation Dynamics in Phase-Change Memory Cells and the Role of Access Devices 78
A. Faraclas, N. Williams, F. Dirisaglik, K. Cil, A. Gokirmak, and H. Silva

Nano-PPUF: A Memristor-Based Security Primitive 84
Jeyavijayan Rajendran, Garrett S. Rose, Ramesh Karri, and Miodrag Potkonjak

RRAM Motifs for Mitigating Differential Power Analysis Attacks (DPA) 88
Ganesh Khedkar and Dhireesha Kudithipudi

Logic Synthesis and Testing

Synthesis of Multithreshold Threshold Gates 94
Maciej Nikodem, Marek A. Bawiec, and Janusz Biernat

An Improvement in Partial Order Reduction Using Behavioral Analysis 100
Yingying Zhang, Emmanuel Rodriguez, Hao Zheng, and Chris Myers

A DFT Methodology for Repairing Embedded Memories of Large MPSoCs 108
Kunal Ganeshpure and Sandip Kundu

Binary Difference Based Test Data Compression for NoC Based SoCs 114
Sanga Chaki, Chandan Giri, and Hafizur Rahaman

Advanced Circuit Design Techniques

On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors 120
Arunkumar Vijayakumar, Raghavan Kumar, and Sandip Kundu

A Tuneable CMOS Pulse Generator for Detecting the Cracks in Concrete Walls 126
Trivikrama Rao, Ashudeb Dutta, Shiv Govind Singh, Arijit De, and Bhibu Dutta Sahoo

A Wide Band Locking Range Quarter-PhaseGenerator PLL Using 0.13um BiCMOS Technology 131
Xuelian Liu and John F. McDonald

Emerging Circuit Technologies

Design of Quantum Circuits for Random Walk Algorithms 135
Amlan Chakrabarti, ChiaChun Lin, and Niraj K. Jha

An Investigation of Concurrent Error Detection over Binary Galois Fields in CNTFET and QCA Technologies 141
M. Poolakkaparambil, J. Mathew, A.M. Jabir, and S.P. Mohanty

A Novel Ternary-to-Binary Converter in Quantum-Dot Cellular Automata 147
Mohsen M. Arjmand, Mohsen Soryani, Keivan Navi, and Mohammad A. Tehrani

Ultra Low Power Circuit Design Using Tunnel FETs 153
Ravindhiran Mukundrajan, Matthew Cotter, Vinay Saripalli, Mary Jane Irwin, Suman Datta, and Vijaykrishnan Narayanan

Hardware Security

Protecting CRT RSA against Fault and Power Side Channel Attacks 159
Apostolos P. Fournaris and Odysseas Koufopavlou

On Design of Temperature Invariant Physically Unclonable Functions Based on Ring Oscillators 165
Raghavan Kumar, Vinay C. Patil, and Sandip Kundu

Manipulating Manufacturing Variations for Better Silicon-Based Physically Unclonable Functions 171
Domenic Forte and Ankur Srivastava

A New Parallel Processor Architecture for Genus 2 Hyperelliptic Curve Cryptosystems 177
Yuejian Fang and Zhonghai Wu

Reliability and Fault Tolerance

Temporal Performance Degradation under RTN: Evaluation and Mitigation for Nanoscale Circuits 183
Hong Luo, Yu Wang, Yu Cao, Yuan Xie, Yuchun Ma, and Huazhong Yang

RAEF: A Power Normalized System-Level Reliability Analysis and Estimation Framework 189
Rishad A. Shafik, Bashir M. Al-Hashimi, Jimson Mathew, Dhiraj Pradhan, and Saraju P. Mohanty

Aging-Aware Instruction Cache Design by Duty Cycle Balancing 195
Tao Jin and Shuai Wang

Reversible Design Technologies

Design of Prefix-Based Optimal Reversible Comparator 201
Chetan Vudadha, P. Sai Phaneendra, V. Sreehari, Syed Ershad Ahmed, N. Moorthy Muthukrishnan, and M.B. Srinivas

Mach-Zehnder Interferometer Based All Optical Reversible NOR Gates 207
Saurabh Kotiyal, Himanshu Thapliyal, and Nagarajan Ranganathan

Circuit Line Minimization in the HDL-Based Synthesis of Reversible Logic 213
Robert Wille, Mathias Soeken, Eleonora Schönborn, and Rolf Drechsler

Analysis of Reversible Logic Based Sequential Computing Structures Using Quantum Mechanics Principles 219
Matthew Morrison and Nagarajan Ranganathan

Datapath Design and Partitioning

Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders 225
Chetan Vudadha, P. Sai Phaneendra, Syed Ershad Ahmed, V. Sreehari, N. Moorthy Muthukrishnan, and M.B. Srinivas

Design of a Tree-Based Comparator and Memory Unit Based on a Novel Reversible Logic Structure 231
Matthew Morrison, Matthew Lewandowski, and Nagarajan Ranganathan

Data-Width-Driven Power Gating of Integer Arithmetic Circuits 237
Tung Thanh Hoang and Per Larsson-Edefors

Uncertain Model and Algorithm for Hardware/Software Partitioning 243
Yu Jiang, Hehua Zhang, Xun Jiao, Xiaoyu Song, William N.N. Hung, Ming Gu, and Jiaguang Sun

Design Architecture

Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit 249
Oliver Arnold, Benedikt Noethen, and Gerhard Fettweis

SCOC IP Cores for Custom Built Supercomputing Nodes 255
Venkateswaran Nagarajan, Rajagopal Hariharan, Vinesh Srinivasan, Ram Srivatsa Kannan, Prashanth Thinakaran, Vigneshwaren Sankaran, Bharanidharan Vasudevan, Ravindhiran Mukundrajan, Nachiappan Chidambaram Nachiappan, Aswin Sridharan, Karthikeyan Palavedu Saravanan, Vignesh Adhinarayanan, and Vignesh Veppur Sankaranarayanan

A Hardware Architecture for Image Clustering Using Spiking Neural Networks 261
Marco Aurelio Nuño-Maganda, Miguel Arias-Estrada, Cesar Torres-Huitzil, Héctor Hugo Aviles-Arriaga, Yahir Hernández-Mier, and Miguel Morales-Sandoval

Compilation Accelerator on Silicon 267
Venkateswaran Nagarajan, Vinesh Srinivasan, Ramsrivatsa Kannan, Prashanth Thinakaran, Rajagopal Hariharan, Bharanidharan Vasudevan, Nachiappan Chidambaram Nachiappan, Karthikeyan Palavedu Saravanan, Aswin Sridharan, Vigneshwaran Sankaran, Vignesh Adhinarayanan, V.S. Vignesh, and Ravindhiran Mukundrajan

Analog Design

Metamodel-Assisted Fast and Accurate Optimization of an OP-AMP for Biomedical Applications 273
Geng Zheng, Saraju P. Mohanty, and Elias Kougianos

Variance Optimization of CMOS OpAmp Performances Using Experimental Design Approach 279
Arnab Khawas and Siddhartha Mukhopadhyay

Stochastic Gradient Descent Optimization for Low Power Nano-CMOS Thermal Sensor Design 285
Oghenekarho Okobiah, Saraju P. Mohanty, Elias Kougianos, Oleg Garitselov, and Geng Zheng

Methodology for Efficient Multi-threading of Parsers in Electronic Design Automation Tools

Methodology for Efficient Multi-threading of Parsers in EDA Tools 291
Prakash Shanbhag, Chandramouli Gopalakrishnan, and Saibal Ghosh

A Case Study in Developing an Efficient Multi-threaded EDA Parser: Synopsys SDF Parser 297
Prakash Shanbhag, Chandramouli Gopalakrishnan, and Saibal Ghosh

Design Fabric and Microfluidic Design

Building Blocks to Use in Innovative Non-volatile FPGA Architecture Based on MTJs 302
Luca Montesi, Zeljko Zilic, Takahiro Hanyu, and Daisuke Suzuki

0.18-um CMOS Process Highly Sensitive Differential Optically Reconfigurable Gate Array VLSI 308
Takahiro Watanabe and Minoru Watanabe

On-Chip Sample Preparation with Multiple Dilutions Using Digital Microfluidics 314
Debasis Mitra, Sudip Roy, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya

A New Algorithm for Routing-Aware Net Placement in Cross-Referencing Digital Microfluidic Biochips 320
Pranab Roy, Rupam Bhattacharjee, Hafizur Rahaman, and Parthasarathi Dasgupta

Design Modeling and Analysis

Geostatistical-Inspired Metamodeling and Optimization of Nano-CMOS Circuits 326
Oghenekarho Okobiah, Saraju P. Mohanty, and Elias Kougianos

Parametric Hierarchy Recovery in Layout Extracted Netlists 332
John Lee, Puneet Gupta, and Fedor Pikus

Soft-Error Probability Due to SET in Clock Tree Networks 338
Raul Chipana, Eduardo Chielle, Fernanda Lima Kastensmidt, Jorge Tonfat, and Ricardo Reis

Delay Analysis for an N-Input Current Mode Threshold Logic Gate 344
Chandra Babu Dara, Themistoklis Haniotakis, and Spyros Tragoudas

New Techniques for Secure Embedded Systems

Testing of Trusted CMOS Data Converters 350
Ashok Srivastava and Rajiv Soundararajan

Reliable Power Delivery System Design for Three-Dimensional Integrated Circuits (3D ICs) 356
Pei-Wen Luo, Tao Wang, Chin-Long Wey, Liang-Chia Cheng, Bih-Lan Sheu, and Yiyu Shi

A Novel Design of Secure and Private Circuits 362
Mahadevan Gomathisankaran and Akhilesh Tyagi

A Survey of Microarchitecture Support for Embedded Processor Security 368
Arun K. Kanuparthi, Ramesh Karri, Gaston Ormazabal, and Sateesh K. Addepalli

System Innovations with Emerging Memory Technologies

Analysis and Optimization of Thermal Effect on STT-RAM Based 3-D Stacked Cache Design 374
Xiuyuan Bi, Hai Li, and Jae-Joon Kim

PTL: PCM Translation Layer 380
Zili Shao, Naehyuck Chang, and Nikil Dutt

A Compression-Based Hybrid MLC/SLC Management Technique for Phase-Change Memory Systems 386
Hyung Gyu Lee, Seungcheol Baek, Jongman Kim, and Chrysostomos Nicopoulos

NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories 392
Matt Poremba and Yuan Xie

Hardware-Software Co-design for Emerging Nonvolatile Memory

Utilizing PCM for Energy Optimization in Embedded Systems 398
Zili Shao, Yongpan Liu, Yiran Chen, and Tao Li

Cross-Layer Techniques for Optimizing Systems Utilizing Memories with Asymmetric Access Characteristics 404
Yong Li and Alex K. Jones

Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache 410
Qingan Li, Liang Shi, Jianhua Li, Chun Jason Xue, and Yanxiang He

Author Index 416