2012 IEEE 6th International Symposium on Embedded Multicore SoCs

MCSoC 2012

Table of Contents

Message from the Honorary Chair .................................................................................................................. ix
Message from the General Chair .................................................................................................................. x
Message from the Program and Steering Chairs ......................................................................................... xi
Organizing Committee Members .................................................................................................................. xii
Program Committee and Advisory Board Members ..................................................................................... xiii

Applications

An Image Recognition System for Multiple Video Inputs over a Multi-FPGA System ................................. 1
  Takuya Otsuka, Takashi Aoki, Eiichi Hosoya, and Akira Onozawa

Hardware Implementation of Accumulated Value Calculation for Two-Dimensional Continuous Dynamic Programming .................................................................................................................. 8
  Junko Tazawa, Yuichi Okuyama, Yuichi Yaguchi, Toshiaki Miyazaki, Ryuichi Oka, and Kenichi Kuroda

Hardware Accelerator for BLAST ................................................................................................................. 16
  Shizuka Ishikawa, Asuka Tanaka, and Toshiaki Miyazaki

Buffer Issues and Multi-processor System

DLWAP-buffer: A Novel HW/SW Architecture to Alleviate the Cache Coherence on Streaming-like Data in CMP ........................................................................................................................................... 23
  Xiaoping Huang, Xiaoya Fan, Shengbing Zhang, and Yuhui Chen

On-chip Communication Buffer Architecture Optimization Considering Bus Width ........................................ 29
  Salita Sombatsiri, Keishi Sakanushi, Yoshinori Takeuchi, and Masaharu Imai

Throttling Control for Bufferless Routing in On-chip Networks ................................................................... 37
  Yicheng Guan, Cisse Ahmadou Dit Adi, Takefumi Miyoshi, Michihiro Koibuchi, Hidetsugu Irie, and Tsutomu Yoshinaga

Transputer-like Multicore Digital Signal Processing on the Array of ARM Cortex-M0 Microprocessors ................................................................................................................................. 45
  Kunio Takaya
Architecture I

FIFO Exploration in Mapping Streaming Applications onto the TI OMAP3530 Platform: Case Study and Optimizations .................................................................51
   Weihua Sheng, Artur Wiebe, Anastasia Stulova, Rainer Leupers, Bart Kienhuis,
   Johan Walters, and Gerd Ascheid

Fine-Grained Power Control Using A Multi-Voltage Variable Pipeline Router .................................................................59
   Takeo Nakamura, Hiroki Matsutani, Michihiro Koibuchi, Kimiyoshi Usami,
   and Hideharu Amano

Segmented Bus Based Path Setup Scheme for a Distributed Memory Architecture .................................................67
   Muhammad Adeel Tajammul, Muhammad Ali Shami, and Ahmed Hemani

Architecture II

GRAPE-MPs: Implementation of an SIMD for Quadruple/Hexuple/Octuple-Precision Arithmetic Operation on a Structured ASIC and an FPGA .................................................................75
   Naohito Nakasato, Hiroshi Daisaka, Toshiyuki Fukushige, Atsushi Kawai,
   Jun’ichiro Makino, Tadashi Ishikawa, and Fukuko Yuasa

Design and Implementation of a Merging Network Architecture for Handshake Join Operator on FPGA .................................................................84
   Yasin Oge, Takefumi Miyoshi, Hideyuki Kawashima, and Tsutomu Yoshinaga

Removing Context Memory from a Multi-context Dynamically Reconfigurable Processor .................................................................92
   Hideharu Amano, Masayuki Kimura, and Nobuaki Ozaki

Task Allocation and Scheduling

An ILP-based Multiple Task Allocation Method for Fault Tolerance in Networks-on-Chip .................................................................100
   Hiroshi Saito, Tomohiro Yoneda, and Yuichi Nakamura

Task Allocation and Scheduling for Voltage-Frequency Islands Applied NoC-based MPSoC Considering Network Congestion .................................................................107
   Sho Ninomiya, Keishi Sakamushi, Yoshinori Takeuchi, and Masaharu Imai

Scheduling for Multi-core Processor under Process and Temperature Variation .................................................................113
   Zheng Zhou, Junjun Gu, and Gang Qu

Optimal Assignment for Tree-Structure Task Graph on Heterogeneous Multicore Systems Considering Time Constraint .................................................................121
   Li Wang, Jing Liu, Jingtong Hu, Qingfeng Zhuge, and Edwin H.-M. Sha
Networked Embedded Systems for Internet of Things

Multi-decision Making Based PSO Optimization in Airborne Mobile Sensor Network Deployment ................................................................. 128
  Xuanya Li, Linlin Ci, Minghua Yang, Hongyu Wei, Chengping Tian, and Bin Cheng

A Novel Data Transfer Scheme of Smart Grid and DTN ................................................................. 135
  Hong Yao, Zheng Zhao, Huawei Huang, and Lei Cong

Design of a Safety Confirmation System Integrating Wireless Sensor Network and Smart Phones for Disaster ................................................................. 139
  Junbo Wang, Zixue Cheng, Isao Nishiyama, and Yinghui Zhou

Accurate Coverage of Complex Targets in Three-Dimensional Mobile Sensor Networks ................................................................. 144
  Xiang Li and Xuanya Li

General-Purpose GPU Computing for Biomedical Researches

Early Stage Chick Embryonic Heart Outflow Tract Flow Measurement Using High Speed 4D Optical Coherence Tomography ................................................................. 151
  Zhenhe Ma, Tao Xu, Linlin Du, Zhongdi Chu, Jiangtao Lv, and Fengwen Wang

Load-Prediction Parallelization for Computer Simulation of Electrocardiogram Based on GPU ................................................................. 155
  Wenfeng Shen, Liang Wang, Jie Li, Weimin Xu, Daming Wei, and Xin Zhu

Network-on-Chip and Multicore Technologies

Cooperative Built-in Self-Testing and Self-Diagnosis of NoC Bisynchronous Channels ................................................................. 159
  Nicola Caselli, Alessandro Strano, Daniele Ludovici, and Davide Bertozzi

LA-XYZ: Low Latency, High Throughput Look-Ahead Routing Algorithm for 3D Network-on-Chip (3D-NoC) Architecture ................................................................. 167
  Akram Ben Ahmed and Abderazek Ben Abdallah

Path-Diversity-Aware Adaptive Routing in Network-on-Chip Systems ................................................................. 175
  Yu-Hsin Kuo, Po-An Tsai, Hao-Ping Ho, En-Jui Chang, Hsien-Kai Hsin, and An-Yeu (Andy) Wu

Auto-Tuning for Multicore and GPU

An Auto-Tuning Technique of the Weighted Jacobi-Type Iteration Used for Preconditioners of Krylov Subspace Methods ................................................................. 183
  Akira Imakura, Tetsuya Sakurai, Kohsuke Sumiyoshi, and Hideo Matsufuru

SSG-AT: An Auto-tuning Method of Sparse Matrix-vector Multiplication for Semi-structured Grids—An Adaptation to OpenFOAM ................................................................. 191
  Satoshi Ito, Satoshi Ohshima, and Takahiro Katagiri
Implementing a Code Generator for Fast Matrix Multiplication in OpenCL on the GPU ................................................................. 198
Kazuya Matsumoto, Naohito Nakasato, and Stanislav G. Sedukhin

Tuning Block Size for QR Factorization on CPU-GPU Hybrid Systems ................................................................. 205
Yaohung M. Tsai, Weichung Wang, and Ray-Bing Chen

Author Index ......................................................................................................................................................... 212