# TABLE OF CONTENTS

## VOLUME 1

<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrical Design and Modeling Challenges for 3D System Integration</td>
<td>1</td>
</tr>
<tr>
<td>Madhavan Swaminathan</td>
<td></td>
</tr>
<tr>
<td>Power Grid Parasitic Impact on System Level Power Delivery</td>
<td>94</td>
</tr>
<tr>
<td>Thao Pham, Vishram Pandit, Almarito F. Delos Angeles</td>
<td></td>
</tr>
<tr>
<td>Vertical Noise Coupling from On-chip Switching-Mode Power Supply in a Mixed-Signal Stacked 3D-IC</td>
<td>114</td>
</tr>
<tr>
<td>Kyeungchoul Koo, Myunghoi Kim, Joongho Kim</td>
<td></td>
</tr>
<tr>
<td>A New Technique for Efficient Side Channel Security Testing</td>
<td>164</td>
</tr>
<tr>
<td>Luke Teyssier</td>
<td></td>
</tr>
<tr>
<td>Full System Channel Co-optimization for 28Gb/s SerDes FPGA Applications with Stacked Silicon Interconnect Technology</td>
<td>197</td>
</tr>
<tr>
<td>Namhoon Kim, Zhaoyin Daniel Wu, Jack Carrel, Joong-ho Kim, Paul Wu</td>
<td></td>
</tr>
<tr>
<td>S-Parameter Modeling and Simulation for Signal Integrity Analysis</td>
<td>219</td>
</tr>
<tr>
<td>Amir H. Motamedei</td>
<td></td>
</tr>
<tr>
<td>Channel Eye Diagram Generation, Pre-Hardware</td>
<td>229</td>
</tr>
<tr>
<td>Donald Tellan</td>
<td></td>
</tr>
<tr>
<td>A Practical and Reliable Methodology for Hierarchical Signal Planning</td>
<td>252</td>
</tr>
<tr>
<td>Bob Eisenstadt</td>
<td></td>
</tr>
<tr>
<td>Analysis of High-Stability Controlled Oscillators for Low-Bandwidth PLLs</td>
<td>288</td>
</tr>
<tr>
<td>Sassan Tabatabaei</td>
<td></td>
</tr>
<tr>
<td>Revolutionary Embedded Silicon MEMS Resonators Obsoletes Bulky External 32 kHz Crystals in the System</td>
<td>299</td>
</tr>
<tr>
<td>Markus Lutz</td>
<td></td>
</tr>
<tr>
<td>An Improved Co-Simulation Approach to Rapidly Prototype, Verify, and Implement Dynamic FPGA-based Embedded Control Systems</td>
<td>333</td>
</tr>
<tr>
<td>Maris Mujagic, Oleg Stepanov, Brian MacCleery</td>
<td></td>
</tr>
<tr>
<td>FPGA Based Implementation of Floating Point Matrix Inversion</td>
<td>375</td>
</tr>
<tr>
<td>Michael Parker</td>
<td></td>
</tr>
<tr>
<td>Stuart Sutherland</td>
<td></td>
</tr>
<tr>
<td>System Performance as a Function of Common Mode Metrics</td>
<td>451</td>
</tr>
<tr>
<td>Michael Rowlands, Pravin Patel, Patrick Casher</td>
<td></td>
</tr>
<tr>
<td>Optical Technologies for Off-Chip and On-Chip Interconnects</td>
<td>483</td>
</tr>
<tr>
<td>Philipp Schindler, Holmo Fischer, Hansjorg Haisch, Nicole Lindenmann, Luca Alluatti, Robert Palmer, Dietmar Korn, David Hillerkuss, Rene Schmogrow, Andreas Gerster, Wolfgang Freude, Juerg Leuthold, Christian Koos</td>
<td></td>
</tr>
<tr>
<td>Performance Challenge and Opportunity of TSV Silicon Interposer in 3D System</td>
<td>513</td>
</tr>
<tr>
<td>Hong Shi, Zhe Li, Yuan Li, Xiaokong Jiang, John Xie, Arif Rahman, Karthik Chandrasekara</td>
<td></td>
</tr>
<tr>
<td>Design and Characterization of the Power Supply System for a High Speed 1600 Mbps DDR3 Interface in Wirebond Package</td>
<td>546</td>
</tr>
<tr>
<td>Ralf Schmitt, Hai Lan</td>
<td></td>
</tr>
<tr>
<td>Effects of Microstrip/Strip line Dependent BGA Distribution and DECAP Optimizations on the Noise Performance of IC Package Systems</td>
<td>592</td>
</tr>
<tr>
<td>Om P. Mandhana, Jon Burnett, Sam Chitwood</td>
<td></td>
</tr>
<tr>
<td>Comprehensive Analysis of Flexible Circuit Materials Performance in Frequency and Time Domains</td>
<td>621</td>
</tr>
<tr>
<td>Glenn Oliver, Jim Nadolny, Deepukumar Nair</td>
<td></td>
</tr>
<tr>
<td>Understanding and Mitigation of Fiber Weave Effects in Striplines</td>
<td>664</td>
</tr>
<tr>
<td>Martin Schauer, Gerardo Romo Luevano, Reydezel Torres-Torres, Chudy Nwachukwu, Seung-Won Baek</td>
<td></td>
</tr>
<tr>
<td>Understanding and Balancing the Trade-offs Between Power Integrity and Signal Integrity Concerns for Interfacing to Multi-lane, &gt;25Gb/s Devices</td>
<td>702</td>
</tr>
<tr>
<td>Thomas P. Warwick, Albert Seier</td>
<td></td>
</tr>
<tr>
<td>Measurement And Modeling Of The Effect Of Laminate Thermal Conductivity And Dielectric Loss</td>
<td>719</td>
</tr>
<tr>
<td>On The Temperature Rise Of HF Transmission Lines And Active Devices</td>
<td></td>
</tr>
<tr>
<td>Allen F. Horn III, Chris Caisse, James R. Willhite</td>
<td></td>
</tr>
<tr>
<td>EM Modeling of Board Surface Finish Effect on High-Speed PCB Performance</td>
<td>760</td>
</tr>
<tr>
<td>Yuming Tao, Frank H. Scharf</td>
<td></td>
</tr>
</tbody>
</table>
Temperature and Moisture Dependence of PCB and Package Traces and the Impact on Signal Performance .......................................................... 1457

Jason R. Miller, Ying Li, Kevin Hinckley, Gustavo Blando, Bruce Guenin, Istvan Novak, Aykut Dengi, Ashley Rebelo, Scott McMorrow

Managing Timing Jitter in High-Speed Interface Design ........................................ 1507
Dan Oh, Ralf Schmitt, Chuck Yuan

The Case of the Closing Eye - De-mystifying the Measurement Complexity ........ 1561
N/A

Power Supply Noise Induced Jitter in a 6.4Gbps/Link Memory Interface System .......................................................... 1573
Hai Lan, Ravi Killipara, Sam Chang, Ling Yang, Lei Luo, Kashinath Prabhu, John Eble, Ralf Schmitt

Characterizing Power Supply Noise and Its Impact on High Speed IO Link Performance .................................................. 1615
Tao Liang, Vishnuraj V. Gunasekaran, Victor Jesus Zuniga Marquez

VOLUME 3

Fast, Precise and Broadband Modeling of Induced Clock Jitter by SSN Coupling .......................................................... 1631
Yujeong Shim, Junwoo Lee, Joungho Kim

Worst-Case Patterns for High-Speed Simulation and Measurement .......................................................... 1676
Masashi Shimanouchi, Mike Peng Li, Daniel Chow

Accurate Analytical Model of Bounded Uncorrelated Jitter and Noise Improves the Accuracy of Crosstalk Impaired Link Evaluation: Theory, Validation, Practical Results .......................................................... 1716
Maria Agoston, Pavel Zivy

Robust Method for Addressing 12 Gbps Interoperability for High-Loss and Crosstalk-Aggressed Channels .......................................................... 1749
Al Neves, Alan Blankman, Eric Bogatin, George Noh, James Bell, Martin Spadaro

Non-Linear Time-Invariant Link Model Based on Separation of Random and Correlated Jitter and Noise by combine Response and DDJ Extraction .......................................................... 1768
Maria Agoston, Vladimir Dmitriev-Zdorov, Pavel Zivy

TX Back Channel Adaptation Algorithm And Protocol Emulation With Application To PCIe, SAS, FC, And 10GBASE-KR .......................................................... 1804
Mohammad S. Moin, Amareesh Malipatil, Pervez Aziz, Adam Healey

Mostly Digital SerDes: A Comprehensive Low Power Receiver Architecture .......................................................... 1879
Erik Chmelar, Choshu Ito

Error Signature Analysis: A Receiver Architecture for Data Communication .......................................................... 1919
Erik Chmelar

Correlation Methodology for Generating IBIS-AMI Receiver Models for Multi-Gigabit SerDes Devices .......................................................... 1956
Ryan Coutts, Antonis Orphanou, Daniel Lin, Manuel Luschas

Enhanced Equalization and Forward Correction Coding Technologies for 25+Gb/s Serial Link System .......................................................... 2001
Cathy Liu, Pervez Aziz, Adam Healey

Design Methodology for Optimized Power Distribution Networks using PDN Resonances .......................................................... 2013
Woopoung Kim, Angel Park, Xiaowan Zhang

Experimental Optimization of Decoupling Capacitors in FPGA Designs by On-Die Measurements of Power Distribution Impedance Frequency Profile .......................................................... 2025
Cosmin Iorga

Design Methodology for Optimized Power Distribution Networks using PDN Resonances .......................................................... 2037
Woopoung Kim, Angel Park, Xiaowan Zhang

PDN Resonance Calculator for Chip, Package and Board .......................................................... 2060
Larry D. Smith, Mayra Sarmiento, Yuri Tretiakov, Shishuang Sun, Zhe Li, Sanitha Chandra

Analysis and Characterization of Supply Noise and Its Jitter Impact in a 12.8Gbps Single-Ended Signaling Memory Interface .......................................................... 2104
Hai Lan, Minghui Han, Wendum Beyene, Chris Madden, Chuck Yuan, Ralf Schmitt

PDN-Noise-to-Jitter Transfer in High-Speed Transceivers .......................................................... 2143
Shishuang Sun, Kaiyu Ren, Weiwei Ding, Daniel Chow, Tim Huang, Sergey Shumaryev, Ken Daxer, Mike Peng Li

Are Power Planes Necessary for High Speed Signaling? .......................................................... 2173
Suzanne E. Huh, Madhavan Swaminathan

Plane Bounce in High-Speed Single-Ended Signaling I/O Interfaces .......................................................... 2217
Dan Oh

On-chip Jitter and System Power Integrity .......................................................... 2253
Ilya Zamek
Experimental Optimization of Decoupling Capacitors in FPGA Designs by On-Die Measurement of Power Distribution Impedance Frequency Profile ................................................................. 2271

Cosmin Iorga

Investigation of High Speed Serdes Induced EMI and Its Suppressing with Novel Heatsink Design ............................................................... 2288
Zhenggang Cheng, Mike Sapozhnikov, Diaco Davari, Ami Agrawal, Jeffrey Evans

Miniaturization of Common Mode Filter Based on EBG Patch Resonance .......................................................... 2320
Francesco De Paolis, Bruce Archambeault, Muhammet Hilmi Nisanci, Sam Connor, Antonio Orlandi

System-Level EMI Bounding Calculations Using Equivalent Sources and Genetic Algorithms ................................................. 2339
Michael Czeczuga, Bruce Archambeault, Samuel Connor

High-Speed EMC/EMI Correlation Study- 3D EM Model versus Anechoic Chamber Test ................................................................. 2377
Peerouz Amlesh, Shahriar Mokhtarzaz, Xin Wu, Martin Schauer

VOLUME 4

Secret Cryptographic Key Extraction from Mobile Devices using RF EM Emissions ................................................................. 2420
Gary Kenworthy

Method for Troubleshooting Power Integrity Problems in Programmable Logic Device Electronic Systems by Embedded Measurement of Power Distribution Impedance ................................................................. 2443
Cosmin Iorga

De-Embedding in High Speed Design ............................................................... 2469
Don DeGroot, David Dunham, Kaviyesh Doshi, Peter J. Pupalaikis

High-confidence S-parameter Measurement Methodologies for 15-28 Gbps ................................................................. 2503
N/A

Probability Distributions of Random Errors in Frequency-Domain Measurements ................................................................. 2581
Sedig Agili, Aldo Morales, Mike Resso

Signal Integrity Test Solution for High-speed Interconnects ............................................................... 2612
Hiroshi Goto

Methodologies and Measurement Comparisons of High-Speed Links Using On-Chip and On-Bench Instrumentations ............................................................... 2643
Wendem T. Beyene, Chris Maddern

Improvements In Time-Domain TRL Accuracy For Transmission Measurements ................................................................. 2674
Victor Khilkevich, Brice Achkar, James L. Drewniak

The Effects of a Linear Equalizer on Uncorrelated Jitter and Noise and Implications for Test ................................................................. 2700
Mike Li, Masashi Shimanzouchi

Linguistics of Connector Model Quality ............................................................... 2715
Dennis Miller, Michael Brownell, Heather Monigan

Mixed-Mode De-embedding Methodology Using Multiline Calibration Structures ................................................................. 2737
Chung-Chi Huang

A Practical Approach for Using Circuit Board Qualification Test Results to Accurately Simulate High Speed Serial Link Performance ................................................................. 2766
Alan Blankman, Eric Bogatin, Don DeGroot

Advances in ATE Fixture Performance and Socket Characterization for Multi-Gigabit Applications ................................................................. 2798
Heidi Barnes, Jose Moreira, Mike Resso, Robert Schaefer

Modeling And Optimization Of Electronic Packaging Structures For Signal And Power Integrity ................................................................. 2831
Antonio Ciccomancini Scogna, A. Ege Engin, Ivan Ndip

A Causal Huray Model for Surface Roughness ............................................................... 2880
J. Eric Bracken

Signal Transition Structure Optimization for 16 Gbps SFP Cage and PCB Interface ................................................................. 2915
Antonio Ciccomancini Scogna, Jianmin Zhang, Kelvin Qiu, Rick Brooks, Jane Lim

Practical Methodology For Analyzing The Effect Of Conductor Roughness On Signal Losses And Dispersion In Interconnects ................................................................. 2931
Yuriy Shlepnev, Chudy Nwachukwu

Connector Models – Are They Any Good? ............................................................... 2956
Jim Nadolny, Leon Wu

Characterizations of Real Asymmetric Fixtures using a Two-gate Approach ................................................................. 3004
Joel Dunsmore, Ning Cheng, Robert Schaefer

The Relationship Between Discrete-Frequency S-parameters and Continuous-Frequency Responses ................................................................. 3039
Peter J. Pupalaikis

Fast and Optimal Algorithms for Enforcing Reciprocity, Passivity and Causality in S-parameters ................................................................. 3073
Kaviyesh Doshi, Anirudh Sureka, Peter J. Pupalaikis
TecForum 11-MP2: Dynamic Characterization of DC-DC Converters .............................................................. 3110
Istvan Novak, Kendrick Barry Williams, Chris Young, Brandon Howell, Jason R. Miller, Gustavo Blando

Designing for the Future ............................................................................................................................... 3172
Ilan Spilnger

Enhanced Equalization and Forward Correction Coding Technologies for 25+Gb/s Serial Link System ............................................................................................................................... 3179
Cathy Ye Liu, Pervez Aziz, Adam Healey

Heterogeneous Systems Architecture ......................................................................................................... 3204
Joe Macri

14-WP5 The Relationship Between Discrete-Frequency S-parameters and Continuous-Frequency Responses ............................................................................................................................... 3218
Peter J. Pupalaikis

HP Labs and Photonics Technologies ......................................................................................................... 3225
Prith Banerjee

Author Index