

2012 International Conference on Reconfigurable Computing and FPGAs

(ReConFig 2012)

**Cancun, Mexico
5-7 December 2012**



IEEE Catalog Number: CFP12389-PRT
ISBN: 978-1-4673-2919-4

TABLE OF CONTENTS

Message from Chairs
Organizing Committee
Program Committee
Additional Reviewers
Keynote 1
Keynote 2

PAPERS BY SESSIONS

General Sessions

“Eight Ways to put your FPGA on Fire – A Systematic Study of Heat Generators”, Markus Happe, Hendrik Hangmann, Andreas Agne and Christian Plessl 1

“An Efficient and Scalable Architecture for Real-Time Distortion Removal and Rectification of Live Camera Images”, Matthias Pohl, Michael Schäferling, Gundolf Kiefer, Plamen Petrow, Egmont Woitzel and Frank Papenfuß 7

“Power-Efficient and Scalable Virtual Router Architecture on FPGA”, Swapnil Haria, Thilan Ganegedara and Viktor Prasanna 14

“A High-Performance Reconfigurable Computing Architecture using a Magnetic Configuration Memory”, Victor Silva, Jorge R. Fernandes, Mário P. Véstias and Horácio C. Neto 21

“Design and Analysis of Layered Coarse-Grained Reconfigurable Architecture”, Zoltán Endre Rákossy, Tejas Naphade and Anupam Chattopadhyay 27

“Optimizing the physical implementation of a reconfigurable cache”, Ariel David Santana Gil, Manuel Hernandez Calviño, Francisco Javier Quiles Latorre, Ezequiel Herruzo Gómez and José Ignacio Benavides Benítez 33

“A Memory Efficient IPv6 Lookup Engine on FPGA”, Da Tong, Yi-Hua E. Yang and Viktor K. Prasanna 39

“A Methodology for the Design and Deployment of Reliable Systems on Heterogeneous Platforms”, Hugo A. Andrade, Arkadeb Ghosal, Kaushik Ravindran and Brian L. Evans 45

“Versatile FPGA-based locomotion platform for legged robots”, Jose Hugo Barron-Zambrano and Horacio Rostro-Gonzalez 52

“Akers’s Wavefront Planner - One of the fastest Stencil-based Path Planners on FPGAs”, Michael Schmidt and Dietmar Fey 58

- “Static Voltage Over-scaling and Dynamic Voltage Variation Tolerance with Replica Circuits and Time Redundancy in Reconfigurable Devices”, Dawood Alnajjar, Yukio Mitsuyama, Masanori Hashimoto and Takao Onoye 64
- “Exploring Hardware Work Queue Support for Lightweight Threads in MPSoCs”, Rahul R Sharma, Yamuna Rajasekhar and Ron Sass 71
- “Determination of On-Chip Temperature Gradients on Reconfigurable Hardware”, Carsten Tradowsky, Enrique Cordero, Thorsten Deuser, Michael Huebner and Juergen Becker 77
- “Robustness of Different TMR Granularities in Shared Wishbone Architectures on SRAM FPGA”, Uli Kretzschmar, Armando Astarloa, Jesús Lázaro, Mikel Garay and Javier Del Ser 85
- “A Lightweight Speculative and Predicative Scheme for Hardware Execution”, Razvan Nane, Vlad-Mihai Sima and Koen Bertels 91
- “Optimizing Inter-FPGA Communication by Automatic Cannel Adaptation”, Johannes Romoth, Dirk Jungewelter, Jens Hagemeyer, Mario Porrmann and Ulrich Rueckert 97
- “An Automated Test Framework for Experimenting with Stochastic Behavior in Reconfigurable Logic”, Alex Aa. Birklykke, Yannick Le Moullec, Lars Alminde and Ramjee Prasad 104
- “Multi-FPGA Prototyping Environment: Large Benchmark Generation and Signals Routing”, Zied Marrakchi, Mariem Turki and Habib Mehrez 110
- “A Model Design of a 2560-Channel Neural Spike Detection Platform”, Nashwa Elaraby and Iyad Obeid 116
- “FPGA-based Testbed for Timing Behavior Evaluation of the Controller Area Network (CAN)”, Tobias Ziermann, Alexander Butiu, Jürgen Teich and Daniel Ziener 122
- “Pragma based parallelization - Trading hardware efficiency for ease of use?”, Tobias Kenter, Henning Schmitz and Christian Plessl 128
- “Fault mitigation by means of dynamic partial reconfiguration of Virtex-5 FPGAs”, Andres Upegui, Julien Izui and Gilles Curchod 136
- “FPGA Embedded Single-cycle 16-bit Microprocessor and Tools”, Luis Morales-Velazquez, Roque A. Osornio-Rios and Rene J. Romero-Troncoso 142

High Performance Reconfigurable Computing

“Evaluating Reconfigurable Dataflow Computing Using the Himeno Benchmark”,
Yukinori Sato, Yasushi Inoguchi, Wayne Luk and Tadao Nakamura 148

“Compact Trie Forest: Scalable architecture for IP Lookup on FPGAs”, Oğuzhan Erdem,
Aydin Carus and Hoang Le 155

“Efficient Reconfigurable Hardware Architecture for Accurately Computing Success
Probability and Data Complexity of Linear Attacks”, Andrey Bogdanov, Elif Bilge Kavun,
Elmar Tischhauser and Tolga Yalçın 161

“A Scalable Array for Cellular Genetic Algorithms: TSP as Case Study”, Pedro Vieira dos
Santos, José Carlos Alves and João Canas Ferreira 167

“Parallelization of the Estimation Algorithm of the 3D Structure Tensor”, Ashraful Alam,
Zain-ul-Abdin and Bertil Svensson 173

“A Novel Efficient FPGA Architecture for HMMER Acceleration”, M.Nazrin M.Isa,
Khaled Benkrid and Thomas Clayton 179

“An Implementation of 3D Electron Tomography on FPGAs”, Frederik Grüll, Michael
Kunz, Michael Hausmann and Udo Kebschull 185

“SPREX: A Soft Processor with Runahead Execution”, Kaveh Aasaraai and Andreas
Moshovos 190

“Comparison of Processing Performance and Architectural Efficiency Metrics for FPGAs
and GPUs in 3D Ultrasound Computer Tomography”, Matthias Birk, Matthias Balzer,
Nicole Ruiter and Juergen Becker 197

“A Case Study of Streaming Storage Format for Sparse Matrices”, Shweta Jain-Mendon
and Ron Sass 204

Reconfiguration Techniques

“Heterogeneous Computer Architectures: An Image Processing Pipeline for Optical
Metrology”, Marc Reichenbach, Ralf Seidler and Dietmar Fey 210

“Power Consumption Model for Partial and Dynamic Reconfiguration”, Robin Bonamy,
Daniel Chillet, Sébastien Bilavarn and Olivier Sentieys 218

“Dreams: A Tool for the design of Dynamically Reconfigurable Embedded and Modular
Systems”, Andrés Otero, Eduardo de la Torre and Teresa Riesgo 226

“Minimization of Average Execution Time Based on Speculative FPGA Configuration
Prefetch”, Adrian Lifa, Petru Eles and Zebo Peng 234

“A Novel Physical Defects Recovery Technique for FPGA-IP cores”, Yuki Nishitani,
Kazuki Inoue, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga and Toshinori Sueyoshi 242

“Resiliency-aware Scheduling for Reconfigurable VLIW Processors”, Jeremy Abramson
and Pedro C. Diniz 249

“Module Relocation in Heterogeneous Reconfigurable Systems-on-Chip using the Xilinx
Isolation Design Flow”, L. Gantel, M.E.A Benkhelifa, F. Lemonnier and F. Verdier 256

Reconfigurable Computing for DSP and Communications

“A Low Power Configurable SoC for Simulating Delay-based Audio Effects”, Ling Liu,
Jeremia Bär, Felix Friedrich, Jürg Gutknecht and Shiao-Li Tsao 262

“Hardware Design and Implementation of a Network-on-Chip Based Load Balancing
Switch Fabric”, Turhan Karadeniz, Lotfi Mhamdi, Kees Goossens and J.J. Garcia-Luna-
Aceves 268

“FPGA-based Rapid Prototyping Platform for MIMO-BICM Design Space Exploration”,
Christina Gimmler-Dumont, Philipp Schläfer and Norbert When 275

“An analytical approach for sizing of heterogeneous multiprocessor flexible platforms for
iterative demapping and channel decoding”, Vianney Lapôtre, Guy Gogniat, Jean-Philippe
Diguet, Salim Haddad and Amer Baghdadi 282

“Dynamic Reconfiguration of Modular I/O IP cores for Avionic Applications”,
Venkatasubramanian Viswanathan, Rabie Ben Atitallah and Jean-Luc Dekeyser 288

“A VLSI Architecture for the K-best Sphere-Decoder in MIMO Systems”, Pedro
Cervantes-Lozano, Luis F. González-Pérez and Andrés D. García-García 294

Reconfigurable Computing for Security and Cryptography

“Automatic Generation of Identical Routing Pairs for FPGA Implemented DPL Logic”,
Wei He, Andrés Otero, Eduardo de la Torre and Teresa Riesgo 300

“Efficient and Side-Channel Resistant Authenticated Encryption of FPGA Bitstreams”,
Andrey Bogdanov, Amir Moradi and Tolga Yalçın 306

“Efficient Parallel-Pipelined GHASH for Message Authentication”, Karim M. Abdellatif,
R. Chotin-Avot and H. Mehrez 312

“IPSECCO: A Lightweight and Reconfigurable IPsec Core”, Benedikt Driessen, Tim
Güneysu, Elif Bilge Kavun, Oliver Mischke, Christof Paar and Thomas Pöppelmann 316

“Hardware Implementation of the GPS authentication”, Mickaël Dardaillon, Cédric Lauradoux and Tanguy Risset 323

“Two IP Protection Schemes for Multi-FPGA Systems”, Lubos Gaspar, Viktor Fischer, Tim Güneysu and Zouha Cherif Jouini 329

“A FPGA-based scalable architecture for URL legal filtering in 100GbE networks”, Jaime J. Garnica, Sergio Lopez-Buedo, Victor Lopez, Javier Aracil and Jose Maria Gomez Hidalgo 335

Multiprocessor Systems and Networks on Chip

“A Multi-Core FPGA-Based SoC Architecture with Domain Segregation”, Daniel Kliem and Sven-Ole Voigt 341

“An Implementation of a Directory Protocol for a Cache Coherent System on FPGAs”, Vincent Mirian and Paul Chow 348

“Adapting Communication for Adaptable Processors: A Multi-Axis Reconfiguration Approach”, Paulo C. Santos, Gabriel L. Nazar, Luigi Carro, Fakhar Anjam and Stephan Wong 354

“A Heuristic-based Communication-aware Hardware Optimization Approach in Heterogeneous Multicore Systems”, Cuong Pham-Quoc, Zaid Al-Ars, Koen Bertels 360

“Design of a Multi-Soft-Core based Laser Marking Controller”, David Castells-Rufas, Oscar Vila-Closas, Jordi Carrabina 366

“Developing Application-Specific Multiprocessor Platforms on FPGAs”, Sen Ma, Miaoqing Huang and David Andrews 372

“Reducing the Overall Cache Miss Rate Using Different Cache Sizes for Heterogeneous Multi-Core Processors”, Bruno de Abreu Silva, Lucas Albers Cuminato and Vanderlei Bonato 378

Productivity Environments and High Level Languages

“A Design Assembly Framework for FPGA Back-End Acceleration”, Tannous Frangieh and Peter Athanas 384

“Synchronized-Transfer-Level Design Methodology applied to Hardware Matrix Multiplication”, Marc-Andre Daigneault and Jean Pierre David 390

“A Versatile UDP/IP based PC ↔ FPGA Communication Platform”, Nikolaos Alachiotis, Simon A. Berger and Alexandros Stamatakis 397

“Isolation of Behavior Design from System Implementation”, Andy Caley and Kent Gilson 403

“Facilitating IP Deployment in a Marte-Based MDE Methodology Using IP-XACT: A Xilinx EDK Case Study”, G. Ochoa-Ruiz, O. Labbani-Narsis, E. Bourennane, S. Cherif, S. Meftali and J.-L. Dekeyser 409