2012 IEEE International High Level Design Validation and Test Workshop

(HLDVT 2012)

Huntington Beach, California, USA
9 – 10 November 2012
# TABLE OF CONTENTS

## Session 1: Formal Methods

**Sequential Equivalence Checking of Hard Instances with Targeted Inductive Invariants and Efficient Filtering Strategies** ................................................................. 1  
Huy Nguyen and Michael S. Hsiao (Virginia Tech, USA)

**Behavior Driven Development for Circuit Design and Verification** ........................................ 9  
Melanie Diepenbeck (University of Bremen, Germany), Mathias Soeken (University of Bremen, Germany and Cyber-Physical Systems, DFKI GmbH, Germany), Daniel Große (University of Bremen, Germany), and Rolf Drechsler (University of Bremen, Germany and Cyber-Physical Systems, DFKI GmbH, Germany)

**Using Decision Diagrams to Compactely Represent the State Space for Explicit Model Checking** .......................................................... 17  
Hao Zheng, Andrew Price (University of South Florida, USA), and Chris Myers (University of Utah, USA)

## Session 2: System-Level Modeling

**Automatic Generation of Deadlock Detection Algorithms for a Family of Microarchitecture Description Languages of Communication Fabrics** ................................................................. 25  
Freek Verbeek (Radboud University Nijmegen, The Netherlands) and Julien Schmaltz (Open University of the Netherlands)

**Automatic Generation of Verilog Bus Transactors from Natural Language Protocol Specifications** .......................................................... 33  
Ian G. Harris (University of California, Irvine, USA)

**Single-Source Hardware Modeling of Different Abstraction Levels with State Charts** .......................................................... 41  
Rainer Findenig (Upper Austrian University of Applied Sciences Hagenberg, Austria and DMCE GmbH & Co KG, Austria), Thomas Leitner (DMCE GmbH & Co KG, Austria), and Wolfgang Ecker (Infineon Technologies, Germany)

## Session 3: Assertions, Coverage and Tests

**Using Haloes in Mixed-Signal Assertion Based Verification** ............................................................. 49  
Dogan Ulus and Alper Sen (Bogazici University, Turkey)

**A Formal Method to Improve SystemVerilog Functional Coverage** ............................................................. 56  
An-Che Cheng (National Chiao Tung University), Chia-Chih Yen (Springsoft Inc.), and Jing-Yang Jou (National Chiao Tung University)

**A Functional Test Generation Technique for RTL Datapaths** ............................................................. 64  
Bijan Alizadeh (University of Tehran, Iran) and Masahiro Fujita (University of Tokyo, Japan)

**Constrained Signal Selection for Post-Silicon Validation** ............................................................. 71  
Kanad Basu, Prabhat Mishra (University of Florida, USA) and Priyadarsan Patra (Intel Corporation, USA)
Session 4: Embedded System and Software Verification

The Strange Pair: IP-XACT and UNIVERCM to Integrate Heterogeneous Embedded Systems ............................................. 76
Diego Braga (University of Verona, Italy), Franco Fummi (University of Verona, Italy and EDALab s.r.l. Strada Le Grazie, Italy), Graziano Pravadelli (University of Verona, Italy and EDALab s.r.l. Strada Le Grazie, Italy), and Sara Vinco (University of Verona, Italy)

Monitoring Distributed Reactive Systems ......................................................................................................................... 84
Yu Bai, Jens Brandt and Klaus Schneider (University of Kaiserslautern, Germany)

Embedded System Verification Through Constraint-Based Scheduling ................................................................. 92
Olfat El-Mahi, Gabriela Nicolescu, Gilles Pesant and Giovanni Beltrame (École Polytechnique de Montréal, Canada)

Accurate Profiling of Oracles for Self-Checking Time-Constrained Embedded Software ................................................. 96
Simone Bronuzzi, Giuseppe Di Guglielmo, Franco Fummi and Graziano Pravadelli (University of Verona, Italy)

Session 5: Special Session

Post-Silicon Verification and Debugging with Control Flow Traces and Patchable Hardware ................................. 100
Masahiro Fujita (University of Tokyo, Japan and CREST/JST, Japan)

On-Chip Stimuli Generation for Post-Silicon Validation ................................................................................................. 108
Nicola Nicolici (McMaster University, Canada)

Emulation in Post-Silicon Validation: It’s Not Just for Functionality Anymore .......................................................... 110
Kyle Balston, Alan J. Hu, Steve J.E. Wilton (University of British Columbia, Canada), and Amir Nahir (IBM Research, Israel)

Session 6: Special Session

Eliminating Race Conditions in System-Level Models by using Parallel Simulation Infrastructure ................................. 118
Weiwei Chen, Che-Wei Chang, Xu Han and Rainer Dömer (University of California, Irvine)

Cause and Effect of Nondeterministic Behavior in Sequential and Parallel SystemC Simulators ............................... 124
Christoph Schumacher, Jan Henrik Weinstock, Rainer Leupers and Gerd Ascheid (RWTH Aachen University, Germany)

Accelerating SystemC Simulations using GPUs .............................................................................................................. 132
Mahesh Nanjundappa (Virginia Tech, USA), Anirudh Kaushik, Hiren Patel (University of Waterloo, Canada), and Sandeep K. Shukla (Virginia Tech, USA)

Session 8: Special Session

A Flexible Modeling Environment for a NoC-Based Multicore Architecture .............................................................. 140
Romain Lemaire, Sébastien Thuriès, Frédéric Heitzmann, Claude Helmstetter, Pascal Vivet and Fabien Clermidy (CEA, LETI, France)

TouchMore Toolchain and System Software for Energy and Variability Customisation ........................................... 148
Neil C. Audsley, Ian Gray (University of York, UK), Andrea Acquaviva (Politecnico di Torino, Italy) and Ralph Haines (ATEGO, UK)
Energy Aware TLM Platform Simulation via RTL Abstraction  
Nicola Bombieri, Franco Fummi, Valerio Guarnieri (University of Verona, Italy), and 
Andrea Acquaviva (Politecnico di Torino, Italy)

Session 9: Embedded Tutorial

Generating Formal System Models from Natural Language Descriptions  
Rolf Drechsler (University of Bremen, Germany and Cyber-Physical Systems, DFKI GmbH, Germany), 
Ian G. Harris (University of California, Irvine, USA), and Robert Wille (University of Bremen, Germany)