International Conference and Exhibition on Device Packaging 2008

Scottsdale/Fountain Hills, Arizona, USA 17-20 March 2008

ISBN: 978-1-62748-107-6
# TABLE OF CONTENTS

## 3D CHIP PACKAGING TECHNOLOGY AND APPLICATIONS

3D Integration Technologies and Architectures for Portable Applications................................................................. 1  
**Vokan Ozguz**

High Performance Miniature 3D RF-SiP Combining an Active-to-passive Silicon-to-silicon Stack - Industrial Challenges.................................................................................................................. 6  
**Jean-Marc Yannou, Philippe Suchet, Stephane Bellenger**

Flex Technology for Foldable Medical Flip Chip Devices.......................................................................................... 33  
**Barbara Pahl, Thomas Loehrer, Hans Burkard, Josef Link, A. Petersen, R. Aschenbrenner**

Advances in Flip Chip Thermal Compression Bonding Process for SiP Device Packaging ........................................ 39  
**Toru Mizuno**

Lead-Free Rework of Package Stacked CSP Components........................................................................................... 44  
**Satyanarayan Iyer, Gurudutt Chennagaini**

Wafer Level Packaging Chip to Wafer Approach Using Flux Less Soldering and Freturing Hermetic Seal Capability ......................................................................................................................... 48  
**Gilbert Lecarpenier, Jean Stephane Mottet, Francois Marion**

Equipment and Process Solutions for Chip to Wafer Stacking ................................................................................ 51  
**Hannes Kostner**

## COMPONENTS, PACKAGING, AND ASSEMBLY IN BIOMEDICAL APPLICATIONS

Electronic Packaging for Medical Systems.................................................................................................................. 56  
**Donald Hayes, Donald Hicks**

Component Level Approach to Medical Device Qualification ...................................................................................... 77  
**Dave Parkin**

Laser Tracking Ribbon to Battery in Packaging of an Implantable Biomedical Device ............................................. 82  
**Yaomin Lin, Guangqiang Jiang**

Water Penetration Study for a Wireless 3D Electronic Patch ....................................................................................... 87  
**Jakob Janting**

Miniature Chemical and Bio-molecular Sensors Enabled by Direct Write Micro-Dispensing Technology ................. 93  
**David Wallace, Patrick Cooley, Donald Hayes**

## MEMS PROCESSING TECHNOLOGIES

A High Resolution Liftoff Patterning Technique for Harsh Environment Vapor Material Deposition ....................... 115  
**Jordan Neysmith, Honggang Jiang**

Eutectic Metallurgies for MEMS Applications ........................................................................................................ 121  
**Shari Farrens, Sumant Sood**

Silicon Package for MEMS and Optical Devices ......................................................................................................... 123  
**Akinori Shirashi, Mitsutoshi Higashi, Mitsuharu Shimizu**

Application of Advanced Photosensitive Etch Protection Coating in TMAH Silicon Wet Etching ......................... 128  
**Jyoti Mallhotra, X. F. Zhang, C. Planje, K. Yess**

A New Corrosion-Free, Permanent Epoxy Resist for MEMS and WLP Applications ............................................. 134  
**Donald W. Johnson, Hidataka Uno, Wen Dai, Pedro Jorge**

## WL-CSP BOARD LEVEL RELIABILITY I

Thermal Fatigue Properties and Grain Boundary Character Distribution of Lead-Free Sn-1.2Ag-0.5Cu Solder Interconnects on WLIP........................................................................................................... 140  
**Masamota Tanaka, Shinichi Terashima, Takayuki Kobayashi, Shinji Ishikawa, Tsutomu Sasaki, Kohei Tatsumi**

A Novel Re-passivation/RDL CSP Technology for Minimizing Parasitic Elements in ASIP Products .................... 146  
**Phil Holland, Harry Gee, Umesh Sharma**
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>WLCSP: Challenges, Performances and Trends</td>
<td>153</td>
</tr>
<tr>
<td>Fraenk Dosseul, Cedric Le Coq, Stephane Forster, Laurent Barreau, Christophe Serre</td>
<td></td>
</tr>
<tr>
<td>Mechanical Shock Robustness of Different WLCSP Types</td>
<td>159</td>
</tr>
<tr>
<td>Pasi Nummila, Mikael Johansson, Sanna Puro</td>
<td></td>
</tr>
<tr>
<td>Second Level Interconnect Mechanical Robustness</td>
<td>162</td>
</tr>
<tr>
<td>WAFER-LEVEL 3D INTEGRATION AND THROUGH-SI-VIADS (TSVS)-1</td>
<td>168</td>
</tr>
<tr>
<td>Advancements in 3D Memories</td>
<td>168</td>
</tr>
<tr>
<td>Robert Patti</td>
<td></td>
</tr>
<tr>
<td>DRIE Achievements for TSV Covering Via First and Via Last Strategies</td>
<td>184</td>
</tr>
<tr>
<td>High Throughput Low CoO Industrial Laser Drilling Tool</td>
<td>192</td>
</tr>
<tr>
<td>Alexey Rodin, Joseph Callaghan, Niall Brennan</td>
<td></td>
</tr>
<tr>
<td>Cost-Effective Copper TSV Interconnects by EMC-3D</td>
<td>198</td>
</tr>
<tr>
<td>Paul Sibelrud</td>
<td></td>
</tr>
<tr>
<td>High Rate Copper Filling Within Through Silicon Vias for 3-D Chip Stacking</td>
<td>200</td>
</tr>
<tr>
<td>Charles Sharborno, Rozalia Beica, Tom Ritzdorf</td>
<td></td>
</tr>
<tr>
<td>MICROFAB DVF 200: A Fast, Robust, Electrochemical Process for Thru Silicon Vias Applications</td>
<td>213</td>
</tr>
<tr>
<td>Thomas Richardson, Chen Wang, Christian Rietmann, Cai Wang, Pingting Ye, Stream Chung, Yan Zhang, Joe Ahys</td>
<td></td>
</tr>
<tr>
<td>Fabrication, Assembly and Evaluation of 10μm Diameter Cu-Sn and Solder Bump Bond Arrays</td>
<td>218</td>
</tr>
<tr>
<td>Alan Huffman, Matthew Lueck, John Lannon, Dorota Temple, Bill Sepp</td>
<td></td>
</tr>
<tr>
<td>MEMS SYSTEM ARCHITECTURE &amp; RELIABILITY</td>
<td>221</td>
</tr>
<tr>
<td>A Variant of the First Fully-Differential Capacitive Sensor for use in Scanning Probe Microscopy</td>
<td>221</td>
</tr>
<tr>
<td>Applications to Nano Fabrication</td>
<td>221</td>
</tr>
<tr>
<td>Randall Peters, Sheng-Chiang Lee</td>
<td></td>
</tr>
<tr>
<td>A Packaging Solution to Reduce Electrical Noise in MEMS Capacitive Elements Resulting from Environmental Mechanical Vibrations</td>
<td>228</td>
</tr>
<tr>
<td>Song Jin Kim, Chen Chen, Robert Dean, George Flowers, A. Scottedward Hodel, Stanley J. Reeves</td>
<td></td>
</tr>
<tr>
<td>Reliability of MEMS Vacuum Packaging at Die or Wafer Level</td>
<td>234</td>
</tr>
<tr>
<td>J. Bon, J. Collet, A. Filipe, S. Nicolas, C. Pisella, S. Renard</td>
<td></td>
</tr>
<tr>
<td>Hermetic Package Leak Testing Re-Visited</td>
<td>239</td>
</tr>
<tr>
<td>Richard Kullberg, Robert K. Lowry</td>
<td></td>
</tr>
<tr>
<td>Reliable MEMS Contact Through Environment Control</td>
<td>245</td>
</tr>
<tr>
<td>Michael Dugger, D. B. Asay, J. A. Ohlhausen, S. H. Kim</td>
<td></td>
</tr>
<tr>
<td>WL-CSP BOARD LEVEL RELIABILITY II / PANEL DISCUSSION</td>
<td>251</td>
</tr>
<tr>
<td>Determining a Robust WLCSP Mounting Process Using Six Sigma Methodology</td>
<td>251</td>
</tr>
<tr>
<td>Dennis Lang</td>
<td></td>
</tr>
<tr>
<td>Single Device Tracking - Cost Benefit Analysis</td>
<td>254</td>
</tr>
<tr>
<td>David Huntley</td>
<td></td>
</tr>
<tr>
<td>Material Properties Of Epoxy Based Wafer Applied Coating Using a Novel Curative</td>
<td>256</td>
</tr>
<tr>
<td>David Zoba</td>
<td></td>
</tr>
<tr>
<td>Low Expansion Substrates for Wafer Level Packaging</td>
<td>260</td>
</tr>
<tr>
<td>Greg Rudd, Katista Kusnadi</td>
<td></td>
</tr>
<tr>
<td>Board Level Reliability Results for Amkor's 12x12 I/O WLCSPNLTM</td>
<td>281</td>
</tr>
<tr>
<td>Rex Anderson, Robert Moody, Boyel Rogers, Dan Mts</td>
<td></td>
</tr>
<tr>
<td>Influence of Different Solder Ball Alloys in Combination with Various Under Bump Metallizations on Mechanical Behaviour of WLCSP Devices</td>
<td>284</td>
</tr>
<tr>
<td>Thomas Lange, Arne Kramer, Carsten Lutterloh, Ulrike Himme</td>
<td></td>
</tr>
<tr>
<td>Evolution of Board Level Reliability Models for WLCSP</td>
<td>290</td>
</tr>
<tr>
<td>Luu Nguyen</td>
<td></td>
</tr>
</tbody>
</table>
Lead Free Wafer Level-CSP Interconnects with Improved Mechanical Performance .................................................. 307
Anthony Curtis, Michael E. Johnson, David Lawhead, Ronnie Yazzie, Senthil Sivaswamy, Theodore G. Tessier

WAFFER-LEVEL 3D INTEGRATION AND THROUGH-SI-VIAS (TSVS) - II

Advanced Bonding Technology for Wafer-Level 3D Integration .......................................................... 313
Bioh Kim, Thorsten Matthias, Markus Winpninger, Stefan Purgfrieder, Paul Lindner

Thermal Process Induced Wafer Misalignment in 3D Integration .......................................................... 318
Sang Hwui Lee, Jian-Quang Lu

3D Integration Technologies for Wireless Sensor Systems (e-CUBES) .......................................................... 325
Peter Ramm, Maukie Taklo, Josef Weber, M. Jurgen Wolf

Through Silicon Vias (TSV): Physical Design and Reliability .......................................................... 333
Sergey Savastiouk, Ephraim Suhir

Through-Silicon Via Based 3D IC Technology: Electrostatic Simulations for Design Methodology .......................................................... 336
M. Rousseau, O. Rozeau, G. Cibrario, G. Le Carval, M. A. Jaud, P. Leduc, A. Farcey, A. Marty

Dry Process for Thru-Silicon Via Application .................................................................................. 342
Colin Bin-Hong Tsai, Pedro Jorge, Chester Belalt

High Resolution DRIE Resist for High Density Through Silicon Vias .......................................................... 349
Harris Miller, Janice Collins

FLIP CHIP PACKAGING PERFORMANCE

CoreEZ™ Package Reliability with Mixed Leaded and Lead Free Flip Chip Interconnect .......................................................... 355
Deborah Schepis, David Alcoe, Glenn Dearing, David King, Cheryl Palomaki

Molded Flip Chip ........................................................................................................................................... 360

Flip-Chip and Column-Grid Array Packaging Technology in Extreme Environmental Conditions .......................................................... 365
Keith Strecken, Christy Huggery, John Hughes

Effect of Design Factors on Micro-via Reliability of Flip Chip Ball Grid Array Polymeric Substrates .......................................................... 369
Dennis Leung, Guna Selvadaray

Studies on the Thermal Cycling Reliability of Cu Column/SnAg Double-Bump Flip Chip Assemblies on Organic Substrates for Fine Pitch Applications .................................................................................. 375
Ho-Young Son, Il-Ho Kim, Jin-Hyung Park, Soon-Bok Lee, Gi-Jo Jung, Byung-Jin Park, Kyung-Wook Paik

Thermal Sub-Modeling of Flip Chip Ceramic Package Area Array Interconnects .......................................................... 382
Mark Ehlen, Ronald Jensen

Application and Performance of Non-Silicone Thermal Interface Materials .......................................................... N/A
Marali Sethumadhavan, Joe Chun

POLYMER AND LAMINATE MEMS

Epoxy Siloxane Polymers for Micro and Nano Fabrication Applications .......................................................... 390
Pei-I Wang, Dexian Ye, Toh-Ming Lu, Ram Ghoshal, Rajat Ghoshal

Study of Laser Assisted Modifications in Liquid Crystal Polymer (LCP) for Packaging of MEMS Devices .......................................................... 392
Ajay Malshe, Ujjwala Darvemulla

Microfluidic Systems in PCB Technology .................................................................................. 406
Leinhard Fugel, Stefan Gassmann

Karen Birkeland, Anders Hylgaard, Erik V. Thomsen

Polymer MEMS Accelerometer Integrated with Organic Electronics .................................................................................. 413
Aditi Rane, Ramesh Ramadoss, Robert Deon

Polymer MEMS/PCBMEMS and Packaging for BioTag Systems in the Environment .......................................................... 416
David Fries, Stanislav Z. Ivanov, Heather A. Broadbent, Pragnesh Bhamashali

WL-CSP BUMPING

C4NP - Solder Bumps for Flip Chip and MicroBumps for 3D .................................................................................. 420
Klaus Ruhmer, David Hawken, James Busby, Russell Budd, David Danovitch
Optimization of the Dry Film Lithography Process for Copper Pillar Metallization Applications
Chester Balut, Pedro Jorge, Alan Huffman

Process to Produce High Aspect Ratio Electroplated Copper Pillars on 300 mm Wafers

ENIG Versus ENEPG Under Bump Metallization for Leadfree WLCSP Solder Bumps - a Comparison of Intermetallic Properties Using High Speed Pull Test
Thorsten Teutsch, Axel Scheffler, Hideo Mihara, Thomas Oppert, Elke Zakel

Understanding the Bumping Business Model: A New Approach to Wafer Bump Interconnect and Packaging
Rey Alvarado

Innovative Photoresist Removal Technology for Wafer Level Packaging
Cass Shang, Mihaela Cernat, Tomoko Aoki, Anna Phung, Anthony Rardin

Solder Paste Printing and Release in Fine Pitch CSP and Wafer Level CSP Assembly Processes
Daniel Baldwin, Paul Houston

POSTER SESSION

An Equivalent Power Plane Model with Frequency-Dependence and Fast Transient Simulation Techniques
Tadashi Ishikawa, Takayuki Watanabe, Hideki Asai

High Performance Photoresist Removers Enable Through Silicon Vias
David Maloney, Jim Cullen, Pat Stairs, Anthony Rardin, Eric Finson

Study on Composition and Morphology of Au-Sn Solder Film Deposited by RF-Sputtering System

3D at CEA LETI MINATEC

Stacking of Known Good Rebuilt Wafers
Christian Val, Pascal Couderc

A Novel Methodology for 3D Integration Using Multilayer Organics
S. Dalmia, G. White, L. Carastro, V. Govind, C. Russell, V. Sundaram, M. Swaminathan

Laser Dicing Technology for Thin Silicon Wafers
D. Perrottet, K. Dunne, G. Walsh, B. Diggin

Investigating Defects in 3D Packages Using 2D and 3D X-ray Inspection
Evstatin Krastev, David Bernard

IR Thermal Microscopy for 3-D Microelectronics Circuits
Tom Chung, R. Sandhu, B. Pouls, G. Pilkington, M. Parlee, A. Noori, P. Chang-Chien, R. Tsai, A. Hirschberg

Market and Cost Analysis for 3D ICs
Eric Mounier

FLIP CHIP BUMPING AND BUMP CHARACTERIZATION

C4NP Technology: Present and Future
Eric Perfecto, Da-Yuan Shih, Bing Dang, Kamalesh Srivastava, Luc Guerin

SolderJet® Printing: Flip Chip and Wafer-Level Packaging
Donald Hayes, David Wallace, Mike Boldman, Mike Grove

Interfacial Reactions between Sn-3.0Ag-0.5Cu Solder and Coated PCB Cu Pads
Minerva Cruz, Guna S. Selvadurai

Alternative Nickel-based Surface Finishes for IC Substrate Applications in a Pb-Free Environment
Hugh Roberts

Comparison of Thermal and Current Effects for Electromigration Lifetime Prediction for Sputtered Al/Ni(V)/Cu-UBM in Eutectic PbSn Flip Chip Solder Joints
Mark Bachman, John Osenbach, Ron Wachock, John Delucca, Frank Buiocchi

Fundamentals of Electromigration in a Multiphase Material
André Lee, K. N. Subramanian, Cheng-En Ho
Advances in Flip Chip Die Sorting, Handling and Inspection ............................................................... 574
Gerald Steinwasser

MEMS DEVICES

Development of a MEMS-Based Ka-band Phased Array for Passive Electronically Steered Beam ................................................................. 583
Tracy Hudson, Janice Rock, Michael Whitley, Andrew Jenkins, Michelle Chaffin
A MEMS-type Gas Sensor for the Air Quality System of Automobile Indoor ........................................ 589
Jin-Ho Yoon, Si-Dong Kim, Bum-Joon Kim, Jung-Sik Kim
High Heat Flux Micro-Channel Devices Using Liquid Metals for Laser Diode Applications ................ 594
Daniel Harris, Gary Wonacook, Robert Dean, Ashish Palkar
MEMS Acoustic Sensor with Direct Spectral Output ............................................................................ 606
Michael Kranz, M. T. E. Kahn, Bohua Sun

EMBEDDED CHIP AND CHIPS FIRST TECHNOLOGIES

Embedded Wafer Level Ball Grid Array (eWLB) ................................................................................ 617
T. Meyer, M. Brunnbauer, R. Plieninger
Thermal Performance Evaluation and Optimization for Redistributed Chip Package (RCP) Designs ........ 618
Victor Chiriac, Beth Keser, Trung Duong, Larry Larsen, Lakshmi N. Ramanathan
Realization of System-in-Package Modules by Embedding of Chips ................................................ 624
Lars Boettcher, Dionysios Manessis, Andreas Ostmann, Herbert Reichl
Miniaturization by Component Embedding Made Reliable and Cost Effective ................................... 629
Thomas Gottwald, Ulrich Ockenfuß
Wafer Level Device Modification for 3D Embedded Die Applications ............................................... 637
Theodore G. Tessier, Anthony Curtis, Michael E. Johnson, David Lawhead, John Reche, Richard Redburn
Driving Advanced Packages Toward a Robust Reliable Design ........................................................... N/A
Vijay Sarihan, Doug Mitchell, Beth Keser

ANALYSIS AND APPLICATIONS OF 3D INTEGRATION

The Advanced CSP (ZyCSP TM) based on 3-D LSI Technologies for Sensor Application and Beyond .......... 644
Hirofumi Nakamura, Makoto Motoyoshi, Kazutoshi Kamibayashi, Manabu Bonkohara
Multi-Layer Stacking Technology using Wafer-to-Wafer Stacked Method ....................................... 648
Nobuaki Miyakawa, Eiri Hashimoto, Takanori Maehashi, Natsuo Nakamura, Yutaka Sacho, Shigeto Nakayama, Shinjiro Toyoda
Enabling Technologies for 3D Packaging of Optical Sensors ............................................................... 652
Juergen Leib, Micheal Toepper, Tobias Baumgartner, Keith Cooper, Dietrich Toennies, Katrin Weilermann, Shari Farrens
Integrated System Development for 3-D VLSI .................................................................................... 658
Novel Concepts to Deliver High Yield X3D-IC Packaging Based on Wafer Scale Stacking .................... 663
Sadeg Faris
3-D Packaging and SIP Co-Design - the Business Case for Standards .............................................. 679
Ken Ball, Georg Meyer-Berg, Alun Jobes, Wolfgang Mackrudi, Donald Radley
Design, Fabrication and Testing of GSM/EDGE Mobile Phone Module in RCP Technology ................ 693
Robert Wenzel, Trung Duong, George Leal, Marc Mangrum, Beth Keser, Doug Mitchell, Craig Amrine, Chuck Egan, Phu Tran

FLIP CHIP PACKAGING MATERIALS AND SUBSTRATE ADVANCES

High-Density Microvia Technology on Advanced Organic Substrate For Next Generation Flip-Chip Packaging ..................................................................... 698
Venky Sundaram, Fuhan Liu, Hunter Chan, Mahadevan Iyer, Rao Timmala, Hugh Roberts, Sven Lamprecht
Novel Electricallyk Conductive Adhesives for Flip Chip Assembly Interconnects .................................. 704
Myung Jin Yin, Yi Li, Kyoung-Sik Moon, Kyung Wook Paik, C. P. Wong
Underfill for Large Size, Low-K and Pb Free Bump Flip-Chip Package ................................................ 710
K. Mizuike, W. Kitagaito, T. Ohori, M. Shinohara
The Next Generation in Substrates Technology

Ron Huemoeller, Jon Aday

Via Filling Applications for IC Substrate and in Particular Flip Chip BGA

Bernd Roelfs, Dave Baron, Holger Schulz

Fabrication Effects on the Thermal Behavior of a Flip Chip - Low Temperature Cofired Ceramic Package

M. Noren, C. Hoffmann, W. Salz, K. Aichholzer

Photoformable Thick Film Dielectric Process Optimization for Reduced Via Size

D. F. Link, M. A. Skurski

Author Index