2012 International Symposium on Electronic System Design
ISED 2012

Table of Contents

Message from General Chairs ................................................................. xi
Message from Program Chairs .............................................................. xii
Organizing Committee ........................................................................... xiv
Program Committee ............................................................................. xvi
Keynotes ................................................................................................. xix
Invited Talks .......................................................................................... xxiv

Invited Paper
Synthesis of Reversible Circuits Using Decision Diagrams ......................... 1
Rolf Drechsler and Robert Wille

Special Session: Reversible Circuit Design
Cleaning Up: Garbage-Free Reversible Circuits by Design Languages .................. 6
Michael Kirkedal Thomsen, Holger Bock Axelsen, and Robert Glück
Synthesis of Toffoli Networks: Status and Challenges ................................... 11
Gerhard W. Dueck
Recent Developments on Mapping Reversible Circuits to Quantum Gate Libraries ................................................................. 17
D. Michael Miller and Zahra Sasanian

Analog/Mixed Signal System Design
A Design of 6-bit 125-MS/s SAR ADC in 0.13-μm MM/RF CMOS Process ............ 23
R. Rajendran and P.V. Ramakrishna
A 4-bit Asynchronous Binary Search ADC for Low Power, High Speed Applications ........................................................................................................... 28
Sagar Mukherjee, Dipankar Saha, Posiba Mostafa, Sayan Chatterjee, and C.K. Sarkar
0.5 V, Low Power, 1 MHz Low Pass Filter in 0.18 μm CMOS Process ........................................33
Vasantha M.H. and Tonse Laxminidhi

Design Space Exploration and Synthesis of CMOS Low Noise Amplifiers .............................38
Laxmikandan Thangavelu and Ramakrishna P.V.

FPGA Based Efficient Fast FIR Algorithm for Higher Order Digital FIR Filter .....................43
J. Selvakumar, Vidhyacharan Bhaskar, and S. Narendran

Effect of Finite Gain and Bandwidth of Feed-Forward Compensated OTA
on Active-RC Integrators: A Case Study .................................................................48
Rekha S. and Laxminidhi T.

**Digital System Design and Validation**

Systolic Variable Length Architecture for Discrete Fourier Transform in Long
Term Evolution ........................................................................................................52
C.V. Niras and Vinu Thomas

SoC Time to Market Improvement through Device Driver Reuse: An Industrial
Experience ..............................................................................................................56
Rohit Srivastava, Nandini Mudgil, Gaurav Gupta, and Hemanta Mondal

Confidence Based Power Aware Testing ......................................................................62
Tapas Kr. Maiti, Subhadip Kundu, Arpita Dutta, and Santanu Chattopadhyay

A Value Propagation Based Equivalence Checking Method for Verification
of Code Motion Techniques ..................................................................................67
Kunal Banerjee, Chandan Karfa, Dipankar Sarkar, and Chittaranjan Mandal

High Speed Generic Network Interface for Network on Chip Using Ping Pong
Buffers ...................................................................................................................72
K. Swaminathan, G. Lakshminarayanan, and Seok-Bum Ko

Analysis and Operation of FPGA-based Hybrid Active Power Filter
for Harmonic Elimination in a Distribution System ..............................................77
Gayadhar Panda, Santanu Kumar Dash, and Nirjharini Sahoo

FPGA Implementation of Particle Filter Based Object Tracking in Video .......................82
Sumeet Agrawal, Pinal Engineer, Rajbabu Velmurugan, and Sachin Patkar

Post Silicon Validation of Digital Radio Interfaces ......................................................87
Deepak Chauhan, Sharad Kumar, and Manoj Sharma

Design of a Self-Reconfigurable Adder for Fault-Tolerant VLSI Architecture ..................92
Atin Mukherjee and Anindya Sundar Dhar

A New Assist Technique to Enhance the Read and Write Margins of Low
Voltage SRAM Cell .............................................................................................97
Santhosh Keshavarapu, Saumya Jain, and Manisha Pattanaik
# A Modified Twin Precision Multiplier with 2D Bypassing Technique

Syed Ershad Ahmed, Sibi Abraham, Sreehari Veeramanchaneni, Moorthy Muthukrishnan N., and M.B. Srinivas

---

# Improved Design of High-Radix Signed-Digit Adders

Fateme Naderpour and SeokBum Ko

---

# Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis

R. Uma and Jebashini Ponnian

---

# Comparison of FFT/IFFT Designs Utilizing Different Low Power Techniques

Kwen-Siong Chong, Joseph S. Chang, Idongesit Ebong, Yalcin Yilmaz, and Pinaki Mazumder

---

# Dynamic Sharing of On-Chip Scratchpad Memory on Embedded Platforms

Sandip Ghosh, Prokash Ghosh, and Sourav Roy

---

# GPU-based Parallel Implementation of SAR Imaging

Xingxing Jin and Seok-Bum Ko

---

# Design and Analysis of a Robust, High Speed, Energy Efficient 18 Transistor 1-bit Full Adder Cell, Modified with the Concept of MVT Scheme

Subhramita Basak, Dipankar Saha, Sagar Mukherjee, Sayan Chatterjee, and C.K. Sarkar

---

# CSP-Filling: A New X-Filling Technique to Reduce Capture and Shift Power in Test Applications

S. Sivanantham, K. Sarathkumar, Jincy P. Manuel, P.S. Mallick, and J. Raja Paul Perinbam

---

# Improvements for High Performance Elliptic Curve Cryptosystem Processor over GF(2^163)

K.C. Cinnati Loi and Seok-Bum Ko

---

# High Speed Hardware for March C

Mousumi Saha, Souvik Das, and Biplab K. Sikdar

---

# Bridging Validation and Automatic Test Equipment (ATE) Environment

Ashish Gupta and Gaurav Verma

---

# A Process Variation Tolerant Low Contention Keeper Design for Wide Fan-In Dynamic OR Gate

Vikas Mahor, Akanksha Chouhan, and Manisha Pattanaik

---

# Design of Hardware for Deterministic Nagel-Schreckenberg Traffic Model

Raju Hazari, Kamalika Bhattacharjee, and Sukanta Das
Embedded System Design

Design, Development and Testing of a DSP Based Dynamic Voltage Restorer ..........................................................157
  A. De, S. Kumari, V.K. Khare, S.S. Pal, A. Sadhukhan, V.K. Meshram, 
  S.K. Thakur, and S. Saha

Identifying Faulty TSVs in 3D Stacked IC during Pre-bond Testing ..............................................................................162
  Surajit Kumar Roy, Sobitri Chatterjee, and Chandan Giri

Finding Critical Components in Embedded Control Systems Sensitive to Quality-Faults ......................................................167
  Vishal Shrivastav, S. G. Vadlamudi, P. P. Chakrabarti, Dipankar Das, 
  and Purnendu Sinha

Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization ..................172
  Pradip Kumar Sahu, Ashish Sharma, and Santanu Chattopadhyay

e-SURAKSHAK: A Cyber-Physical Healthcare System with Service Oriented Architecture ......................................................177
  I. Hiteshwar Rao, Nafisa Ali Amir, Haresh Dagale, and Joy Kuri

From Requirements and Scenarios to ESL Design in SystemC ............................................................................................183
  Hoang M. Le, Daniel Große, and Rolf Drechsler

Emerging Technology and System Designs

Multiple Dilution Sample Preparation Using Digital Microfluidic Biochips .................................................................188
  Sukanta Bhattacharjee, Ansuman Banerjee, and Bhargab B. Bhattacharya

Design of a Static Current Simulator Using Device Matrix Approach ........................................................................193
  Deepak Bharti and Abhijit R. Asati

Analysis of Contact Resistance Effect on Performance of Organic Thin Film Transistors ....................................................198
  Brijesh Kumar, B.K. Kaushik, and Y.S. Negi

Low-Cost Dilution Engine for Sample Preparation in Digital Microfluidic Biochips ..........................................................203
  Sudip Roy, Bhargab B. Bhattacharya, Sarmishtha Ghoshal, 
  and Krishnendu Chakrabarty

Design of 4-Bit Array Multiplier Using Multi-wall Carbon Nanotube Interconnects ..........................................................208
  Debaprasad Das, Sourav Das, and Hafizur Rahaman

The Impact of Process-Induced Mechanical Stress in Narrow Width Devices and Circuit Design Issues ..........................213
  Naushad Alam, Bulusu Anand, and S. Dasgupta
A Test Design for Quick Determination of Incoherency in Chip Multiprocessors’ Cache Realizing MOESI Protocol ..................................................216
    Mamata Dalui and Biplab K. Sikdar

SD2D: A Novel Routing Architecture for Network-on-Chip ..................................221
    Prasun Ghosal and Tuhin Subhra Das

Particle Swarm Optimization Based Circuit Synthesis of Reversible Logic ............226
    Kamalika Datta, Indranil Sengupta, and Hafizur Rahaman

Fractional Interpretation of Anomalous Diffusion and Semiconductor Equations ..........231
    Rohith G. and Ajayan K.K.

Efficient and Compact Electrical Modeling of Multi Walled Carbon Nanotube Interconnects .................................................................236
    Manodipan Sahoo, Prasun Ghosal, and Hafizur Rahaman

Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA ....................241
    Bibhash Sen, Manojit Dutta, Debayojyoty Banik, Dipak K Singh, and Biplab K. Sikdar

Reversible Logic Circuit Synthesis Using Genetic Algorithm and Particle Swarm Optimization ..............................................................246
    Papia Manna, Dipak K. Kole, Hafizur Rahaman, Debes K. Das, and Bhargab B. Bhattacharya

Electrooculogram Based Online Control Signal Generation for Wheelchair ..................251
    Anwesha Banerjee, Shounak Datta, Pratyusha Das, Amit Konar, D.N. Tibarewala, and R. Janarthanan

System on Biochips: A New Design for Integration of Multiple DMFBs .....................256
    Pranab Roy, Moudud Sohid, Sudipta Chakraborty, Hafizur Rahaman, and Parthsarathi Dasgupta

Analysis of Top and Bottom Contact Organic Transistor Performance for Different Technology Nodes .................................................................261
    Poornima Mittal, Y.S. Negi, and R.K. Singh

Improvement in Target Detectability Using Spread Spectrum Radar in Dispersive Channel Condition ..............................................................264
    Soumyasree Bera, Arun Kumar Singh, Samarendra Nath Sur, Debasish Bhaskar, and Rabindranath Bera

**Power Aware System Design**

Multi-objective Low-Power CDFG Scheduling Using Fine-Grained DVS Architecture in Distributed Framework ..................................................267
    R. Mukherjee, P. Ghosh, N. Sravan Kumar, P. Dasgupta, and A. Pal

Signal Stepping Based Multimode Multi-threshold CMOS Technique for Ground Bounce Noise Reduction in Static CMOS Adders ........................................272
    Shashikant Sharma, Manisha Pattanaik, and Balwinder Raj
An Improved Soft Switching DC-DC Converter for Low Power PV Applications ........................................276
Satarupa Bal, Anup Anurag, and B. Chitti Babu

Modeling, Analysis and Design of Synchronous Buck Converter Using State
Space Averaging Technique for PV Energy System .........................................................................................281
Gunda Suman, B.V.S. Pavan Kumar, M. Sagar Kumar, B. Chitti Babu, and K.R. Subhashini

Software System and Application Design

Enhancement of Medical Ultrasound Images Using Multiscale Discrete
Shearlet Transform Based Thresholding ........................................................................................................286
Deep Gupta, R.S. Anand, and Barjeev Tyagi

Performance Analysis of Offloading IPsec Processing to Hardware Based
Accelerators ..................................................................................................................................................291
Hemant Agrawal, Yashpal Dutta, and Sandeep Malik

A Closed-Loop Control Strategy for Glucose Control in Artificial Pancreas
Systems ......................................................................................................................................................295
J. Galadanci, R.A. Shafik, J. Mathew, A. Acharyya, and D.K. Pradhan

A Delaunay Triangulation Preprocessing Based Fuzzy-Encroachment Graph
Clustering for Large Scale GIS Data .................................................................................................................300
Parthajit Roy and J.K. Mandal

Fractal Image Compression Using Fast Context Independent HV Partitioning
Scheme .........................................................................................................................................................306
Utpal Nandi and J. K. Mandal

Wireless/Wired Communication Systems

Energy Aware Spectrum Decision Framework for Cognitive Radio Networks ..............................................309
Vishram Mishra, Lau Chiew Tong, Syin Chan, and Ashish Kumar

Policy Based ACL Configuration Synthesis in Enterprise Networks: A Formal
Approach ......................................................................................................................................................314
Soumya Maity, P. Bera, and S.K. Ghosh

Author Index ..................................................................................................................................................319