2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium

(RTAS 2013)

Philadelphia, Pennsylvania, USA
9 – 11 April 2013
19th IEEE
Real Time and Embedded Technology and Applications
Symposium (RTAS 2013)

Table of Contents

Message from the Program and Track Chairs ................................................................. v
Organizers .......................................................................................................................... vii
Technical Program Committee ......................................................................................... ix
List of Reviewers ................................................................................................................ xi

Systems and System Architecture

Atlas: Look-Ahead Scheduling Using Workload Metrics ................................................. 1
  Michael Roitzsch, Stefan Wächtler and Hermann Härtig

Real-Time USB Communication in the Quest Operating System ............................... 11
  Eric Missimer, Ye Li and Richard West

SecureCore: A Multicore based Intrusion Detection Architecture for Real-time Embedded Systems ................................................................. 21
  Man-Ki Yoon, Sibin Mohan, Jaesik Choi, Jung-Eun Kim and Lui Sha

Coordinated Scheduling of Thermostatically Controlled Real-Time Systems under Peak Power Constraint ............................................................. 33
  Gopinath Karmakar, Ashutosh Kabra and Krithi Ramamritham
## Cache Management

Real-Time Cache Management Framework for Multi-core Architectures .............................................. 45  
*Renato Mancuso, Roman Dudko, Emiliano Betti, Marco Cesati, Marco Caccamo and Rodolfo Pellizzoni*

MemGuard: Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Platforms .......................................................................................................................... 55  
*Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo and Lui Sha*

Measurement-based Modeling of the Cache Replacement Policy .......................................................... 65  
*Andreas Abel and Jan Reineke*

Integrating Cache Related Pre-emption Delay Analysis into EDF Scheduling .................................... 75  
*Will Lunniss, Sebastain Altmeyer, Claire Maiza and Robert I. Davis*

## WCET

Precise Micro-architectural Modeling for WCET Analysis via AI+SAT .................................................. 87  
*Abhijeet Banerjee, Sudipta Chattopadhyay and Abhik Roychoudhury*

Sequoll: a Framework for Model Checking Binaries ............................................................................ 97  
*Bernard Blackham and Gernot Heiser*

A Rapid Cache-aware Procedure Positioning Optimization to Favor Incremental Development ............ 107  
*Enrico Mezzetti and Tullio Vardanega*

Two Parameter Workload Characterization for Improved Dataflow Analysis Accuracy ....................... 117  
*Joost Hausmans, Stefan Geuns, Maarten Wiggers and Marco Bekooij*

## Resource Sharing and BSN

Resource Sharing Using the Rollback Mechanism in Hierarchically Scheduled Real-Time Open Systems .......................................................................................................................... 129  
*Mikael Åsberg, Thomas Nolte and Moris Behnam*

Improved Analysis and Evaluation of Real-Time Semaphore Protocols for PFP Scheduling ............ 141  
*Björn Brandenburg*

On Confidentiality-Preserving Real-Time Locking Protocols ................................................................. 153  
*Marcus Völ, Benjamin Engel, Claude-Joachim Hamann and Hermann Hürtig*

AdaSense: Adapting Sampling Rates for Activity Recognition in Body Sensor Networks .................. 163  
*Xin Qi, Matthew Keally, Gang Zhou, Yantao Li and Zhen Ren*
Power Management

Throughput-Constrained DVFS for Scenario-Aware Dataflow Graphs ................................................. 175
Morteza Damavandpeyma, Sander Stuijk, Twan Basten, Marc Geilen and Henk Corporaal

Predicting Thermal Behavior for Temperature Management
in Time-Critical Multicore Systems ................................................................................................... 185
Buyoung Yun, Kang G. Shin and Shige Wang

Energy-Driven Proportional Fair Scheduling for Industrial Measurement Devices .......................... 195
Felix Bruns, Steffen Brüggemann, Dirk Kuschnerus and Attila Bilgic

Energy Aware Partitioning of Tasks onto a Heterogeneous Multi-core Platform ......................... 205
Muhammad Ali Awan and Stefan M. Petters

Timing Analysis

Improving Schedulability of Fixed-Priority Real-Time Systems using Shapers .............................. 217
Linh T.X. Phan and Insup Lee

Timing Analysis of Process Graphs with Finite Communication Buffers....................................... 227
Chung-Wei Lin, Marco Di Natale, Haibo Zeng, Linh Thi Xuan Phan and Alberto Sangiovanni-Vincentelli

Overhead-Aware Compositional Analysis of Real-Time Systems .................................................... 237
Linh T.X. Phan, Meng Xu, Jaewoo Lee, Insup Lee and Oleg Sokolsky

ORTAP: An Offset-based Response Time Analysis
for a Pipelined Communication Resource Mode .............................................................................. 247
Hany Kashif, Sina Gholamian, Rodolfo Pellizzoni, Hiren D. Patel and Sebastian Fischmeister

Parallel Run-times and code generation

A Real-Time Scheduling Service for Parallel Tasks .............................................................................. 261
David Ferry, Jing Li, Mahesh Mahadevan, Chris Gill, Chenyang Lu and Kunal Agrawal

Reliable Code Generation and Execution on Unreliable Hardware
under Joint Functional and Timing Reliability Considerations.......................................................... 273
Semeen Rehman, Anas Toma, Florian Kriebel, Muhammad Shafique, Jian--Jia Chen and Jörg Henkel

Bringing Theory Into Practice: A Userspace Library for Multicore Real-Time Scheduling .......... 283
Malcolm Mollison and James Anderson

Mapping a Multi-Rate Synchronous Language to a Many-Core Processor ..................................... 293
Wolfgang Puffitsch, Eric Noulard and Claire Pagetti