2013 IEEE 31st VLSI Test Symposium

(VTS 2013)

Berkeley, California, USA
29 April – 2 May 2013
# TABLE OF CONTENTS

EXPERIMENTS AND ANALYSIS TO CHARACTERIZE LOGIC STATE RETENTION LIMITATIONS IN 28NM PROCESS NODE .................................................. 1  
Sachin Dasnurkar, Animesh Datta, Mohamed Abu-Rahma, Hieu Nguyen, Martin Villafana, Hadi Rasouli,  
Sean Tamjidi, Ming Cai, Samit Sengupta

TESTING RETENTION FLIP-FLOPS IN POWER-GATED DESIGNS .................................................. 7  
Hao-Wen Hsu, Shih-Hua Kuo, Wen-Hsiang Chang, Shih-Hao Chen, Ming-Tung Chang, Mango C.-T. Chao

POWER SUPPLY NOISE CONTROL IN PSEUDO FUNCTIONAL TEST ........................................... 13  
Tengfeng Zhang, Duncan M. Walker

FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER-CONSTRAINED TEST TIME .................................................................................................................. 19  
Praveen Venkataramani, Suraj Sindia, Vishwani D. Agrawal

IMPROVING TEST GENERATION BY USE OF MAJORITY GATES .................................................. 25  
P. Wohl, J. A. Waicukauski

SOC TEST COMPRESSION SCHEME USING SEQUENTIAL LINEAR DECOMPRESSORS WITH RETAINED FREE VARIABLES .................................................. 31  
Sreenivaas S. Muthyala, Nur A. Touba

SELECTION OF TESTS FOR OUTLIER DETECTION ....................................................................... 37  
Harm C. M. Bossers, Johann L. Hurink, Gerard J. M. Smit

TRACING THE BEST TEST MIX THROUGH MULTI-VARIATE QUALITY TRACKING ........................................... 43  
Baris Arslan, Alex Orailoglu

INNOVATIVE PRACTICES SESSION 1C: POST-SILICON VALIDATION ....................................... 49  
Nagib Hakim

MEASUREMENT OF ENVELOPE/PHASE PATH DELAY SKEWN AND ENVELOPE PATH BANDWIDTH IN POLAR TRANSMITTERS ............................................................................ 51  
Jae Woong Jeong, Soo Ooze, Shreyas Sen, T. M. Mak

DEFECT-ORIENTED NON-INTRUSIVE RF TEST USING ON-CHIP TEMPERATURE SENSORS ........................................... 57  
Louay Abdallah, Haralampos-G. Stratigopoulos, Salvador Mir, Josep Alet

NOVEL ESTIMATION METHOD OF EVM WITH CHANNEL CORRECTION FOR LINEAR IMPAIRMENTS IN MULTI-STANDARD RF TRANSCEIVERS ........................................... 63  
Koji Asami, Takashi Shimura, Toshiaki Kurihara

NEW TOPIC SESSION 2B: WHY (RE-)DESIGNING BIOLOGY IS *SLIGHTLY* MORE CHALLENGING THAN DESIGNING ELECTRONICS .................................................. 69  
Bozena Kaminska, Bernard Courtot

INNOVATIVE PRACTICES SESSION 2C: MEMORY TEST ................................................................. 70  
Charutosh Dixit, Ramesh Tekumalla, Sreejit Chakravarty

AN EFFECTIVE SOLUTION FOR BUILDING MEMORY BIST INFRASTRUCTURE BASED ON FAULT PERIODICITY ................................................................................................. 71  
G. Harutyunyan, S. Shoukourian, V. Vardanian, Y. Zorian

A BUILT-IN SCHEME FOR TESTING AND REPAIRING VOLTAGE REGULATORS OF LOW-POWER SRAMS ................................................................................................. 77  

TESTING OF A LOW-\textit{V}_{\textit{MIN}} DATA-AWARE DYNAMIC-SUPPLY 8T SRAM ........................................... 83  
Chen-Wei Lin, Chiu-Yuan Huang, Mango C.-T. Chao

SPECIAL SESSION 3B: E.J. MCCLUSKEY DOCTORAL THESIS AWARD SEMI-FINAL - POSTERS ................................................................................................. 89  
M. Portolan, M. Maniatakas

INNOVATIVE PRACTICES SESSION 3C: HARNESSING THE CHALLENGES OF TESTABILITY AND DEBUG OF HIGH SPEED I/Os .................................................. 90  
Saqib A Shaikh

HOT TOPIC SESSION 4A: RELIABILITY ANALYSIS OF COMPLEX DIGITAL SYSTEMS ......................... 91  
Adrian Evans, Michael Nicolaides

SPECIAL SESSION 4B: ELEVATOR TALKS ............................................................................................. 92  
Jennifer Dworak

SPECIAL SESSION 4C: HOT TOPIC 3D-IC DESIGN AND TEST .................................................. 93  
Jin-Fu Li, Cheng-Wen Wu, Masahiro Aoyagi, Meng-Fan Chang, Ding-Ming Kwai
EXPERIENCES IN SIDE CHANNEL AND TESTING BASED HARDWARE TROJAN DETECTION
David Hely, Julien Martin, Gerson Dario Piraquive Triana, Simon Piroux Mounier, Elie Riviere, Jeremy Savonet, Laura Soundararajou

A MULTI-FACETED APPROACH TO FPGA-BASED TROJAN CIRCUIT DETECTION
Michael Patterson, Aaron Mills, Ryan School, Julie Tillman, Evan Dye, Joseph Zambreno

TOWARDS A COST-EFFECTIVE HARDWARE TROJAN DETECTION METHODOLOGY
Raymond Paseman, Alex Oraifoglu

A HYBRID ECC AND REDUNDANCY TECHNIQUE FOR REDUCING REFRESH POWER OF DRAMS
Yun-Chao Yu, Chih-Sheng Hou, Chih-Yen Lo, Ding-Ming Kwai

AN ITERATIVE DIAGNOSIS APPROACH FOR ECC-BASED MEMORY REPAIR
Panagiota Papavramidou, Michael Nikolaidis

INVESTIGATION OF GATE OXIDE SHORT IN FINFETS AND THE TEST METHODS FOR FINFET SRAMS
Chen-Wei Lin, Mango C.-T. Chao, Chih-Chieu Hsu

SPECIAL SESSION 9B: EMBEDDED TUTORIAL EMBEDDED DFT INSTRUMENTATION: DESIGN, ACCESS, RETARGETING AND CASE STUDIES
Erik Larsson

INNOVATIVE PRACTICES SESSION 9C: YIELD IMPROVEMENT: CHALLENGES AND DIRECTIONS
B. Seshadri, B. Cory, S. Mitra

ON THE INVESTIGATION OF BUILT-IN TUNING OF RF RECEIVERS USING ON-CHIP POLYPHASE FILTERS
F. Haddad, W. Rabajandradei, H. Aziza, K. Castellani-Coulti, J-M. Portal

ON-CHIP CIRCUIT FOR MEASURING MULTI-GHZ SIGNAL WAVEFORMS

LOW-COST MULTI-CHANNEL TESTING OF PERIODIC SIGNALS USING MONOBIT RECEIVERS AND INCOHERENT SUBSAMPLING
Thomas Moon, Hyun Wook Choi, Abhijit Chatterjee

CHIP-LEVEL MODELING AND ANALYSIS OF ELECTRICAL MASKING OF SOFT ERRORS
Samant Kaimani, Mohtab Elbrhami, Farshad Firooz, Mehdi B. Tahoori

IDENTIFICATION OF CRITICAL VARIABLES USING AN FPGA-BASED FAULT INJECTION FRAMEWORK
Andreas Riefert, Jorg Muller, Matthias Bauer, Wolfram Burgard, Bernd Becker

RSAK: RANDOM STREAM ATTACK FOR PHASE CHANGE MEMORY IN VIDEO APPLICATIONS
Yuntan Fang, Huawei Li, Xiaowei Li

INNOVATIVE PRACTICES SESSION 10C: DELAY TEST
M. Amodeo, S. Yora, J. Colbourn

POST-DFT-INSERTION RETIMING FOR DELAY RECOVERY ON INTER-DIE PATHS IN 3D ICS
Brandon Noia, Krishnendu Chakraborty

ALLOCATION OF RAM BUILT-IN SELF-REPAIR CIRCUITS FOR SOC DIES OF 3D ICS
Chih-Sheng Hou, Jin-Fu Li

TEST-COST OPTIMIZATION AND TEST-FLOW SELECTION FOR 3D-STACKED ICS
Makesh Agrawal, Krishnendu Chakraborty

SPECIAL SESSION 11B: HOT TOPIC ON-COMP CLOCKING - INDUSTRIAL TRENDS
Anshuman Chandra, Sri Ganta, Tim Ayres, Charles Njinda

INNOVATIVE PRACTICES SESSION 11C: RESILIENCE
Chen-Ying Cher

SPECIAL SESSION 12A: HOT TOPIC COUNTERFEIT IC IDENTIFICATION: HOW CAN TEST HELP?
Ilia Polian

SPECIAL SESSION 12B: PANEL POST-SILICON VALIDATION & TEST IN HUGE VARIANCE ERA
Takahiro J. Yamaguchi, Jacob A. Abraham, Gordon W. Roberts, Suriyaprakash Natarajan, Dennis Ciplickas

SPECIAL SESSION 12C: TOWN-HALL MEETING “YOUNG PROFESSIONALS IN TEST”
Yervant Zorian, Alodeep Sanyal

Author Index