# TABLE OF CONTENTS

- **Mapping on Multi/Many-Core Systems: Survey of Current and Emerging Trends**  
  A. Singh, M. Shafique, A. Kumar, J. Henkel  
  1

- **Workload and User Experience-Aware Dynamic Reliability Management in Multicore Processors**  
  P. Mercati, A. Bartolini, T. Rosing, L. Benini, F. Paterna  
  11

- **Liveness Evaluation of a Cyclo-Static Dataflow Graph**  
  M. Benazouz, A. Munier-Kordon, T. Hujsa, B. Bodin  
  17

- **Double Patterning Lithography-Aware Analog Placement**  
  H. Chien, H. Ou, T. Chen, Y. Kuan, Y. Chang  
  24

- **Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations**  
  H. Ou, H. Chien, Y. Chang  
  30

- **Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits**  
  K. Ho, H. Ou, Y. Chang, H. Tsao  
  36

- **Digital-Assisted Noise-Eliminating Training for Memristor Crossbar-Based Analog Neuromorphic Computing Engine**  
  B. Liu, M. Hu, H. Li, Z. Xiao, Y. Chen, T. Huang, W. Zhang  
  42

- **Dynamic Behavior of Cell Signaling Networks – Model Design and Analysis Automation**  
  N. Miskov-Zivanov, D. Marculescu, J. Faeder  
  48

- **Defect Tolerance in Nanodevice-Based Programmable Interconnects: Utilization Beyond Avoidance**  
  J. Cong, B. Xiao  
  54

- **An Efficient and Effective Analytical Placer for FPGAs**  
  T. Lin, P. Banerjee, Y. Chang  
  62

- **Throughput-Oriented Kernel Porting onto FPGAs**  
  A. Papakonstantinou, J. Cong, D. Chen, Y. Liang, W. Hwu  
  68

- **Memory Partitioning for Multidimensional Arrays in High-Level Synthesis**  
  Y. Wang, P. Li, P. Zhang, C. Zhang, J. Cong  
  78

- **Balancing Security and Utility in Medical Devices?**  
  M. Rostami, W. Burleson, F. Koushanfar, A. Juels  
  86

- **Towards Trustworthy Medical Devices and Body Area Networks**  
  M. Zhang, A. Raghunathan, N. Jha  
  92

- **Low-Energy Encryption for Medical Devices: Security Adds an Extra Design Dimension**  
  J. Fan, O. Reparaz, V. Rozic, I. Verbauwhede  
  98

- **Aging-Aware Compiler-Directed VLIW Assignment for GPGPU Architectures**  
  A. Rahimi, L. Benini, R. Gupta  
  104

- **Exploiting Program-Level Masking and Error Propagation for Constrained Reliability Optimization**  
  M. Shafique, S. Rehman, P. Aceituno, J. Henkel  
  110

- **Regimap: Register-Aware Application Mapping on Coarse-Grained Reconfigurable Architectures (CGRAS)**  
  M. Hamzei, A. Shrivastava, S. Vrudhula  
  119

- **Polyhedral Model Based Mapping Optimization of Loop Nests for CGRAS**  
  D. Liu, S. Yin, L. Liu, S. Wei  
  129

- **Improving Energy Gains of Inexact DSP Hardware Through Reciprocative Error Compensation**  
  A. Lingameni, A. Basu, K. Palem, C. Piguet, C. Enz  
  137

- **Early Partial Evaluation in a JIT-Compiled, Retargetable Instruction Set Simulator Generated from a High-Level Architecture Description**  
  H. Wagstaff, M. Gould, B. Franke, N. Topham  
  145
XDRA: EXPLORATION AND OPTIMIZATION OF LAST LEVEL CACHE FOR ENERGY REDUCTION IN DDR DRAMS ................................................................. 151
S. Min, H. Javaid, S. Parameswaran

TOWARDS VARIATION-AWARE SYSTEM-LEVEL POWERESTIMATION OF DRAMS: AN EMPIRICAL APPROACH ................................................................. 161
K. Chandrasekar, C. Weiss, B. Akesson, N. Wehn, K. Goossens

TEASE: A SYSTEMATIC ANALYSIS FRAMEWORK FOR EARLY EVALUATION OF FINFET-BASEDADVANCED TECHNOLOGY NODES ................................................................. 169

STITCH-AWARE ROUTING FOR MULTIPLE E-BEAM LITHOGRAPHY ................................................................. 175
S. Fang, I. Liu, Y. Chang

AUTOMATIC DESIGN RULE CORRECTION IN PRESENCE OF MULTIPLE GRIDS AND TRACK PATTERNS ................................................................. 181
N. Salodkar, S. Rajagopalan, S. Batterywala, S. Bhattacharya

MULTIPLE CHIP PLANNING FOR CHIP-INTERPOSER CODESIGN ................................................................. 187
Y. Ho, Y. Chang

GPU-BASED N-DETECT TRANSITION FAULT ATPG ................................................................. 193
K. Liao, S. Hsu, J. Li

POST-SILICON CONFORMANCE CHECKING WITH VIRTUAL PROTOTYPES ................................................................. 201
L. Lei, F. Xie, K. Cong

ON TESTING TIMING-SPECULATIVE CIRCUITS ................................................................. 207
F. Yuan, Y. Liu, W. Jone, Q. Xu

AN ATE ASSISTED DFD TECHNIQUE FOR VOLUME DIAGNOSIS OF SCAN CHAINS ................................................................. 213
S. Kundu, S. Chattopadhyay, I. Sengupta, R. Kapur

PREDICTING FUTURE TECHNOLOGY PERFORMANCE ................................................................. 219
A. Asenov, C. Alexander, C. Riddet, E. Towie

PREDICTING FUTURE PRODUCT PERFORMANCE: MODELING AND EVALUATION OF STANDARD CELLS IN FINFET TECHNOLOGIES ................................................................. 225
V. Kleeberger, H. Graeb, U. Schlichtmann

THE ITRS DESIGN TECHNOLOGY AND SYSTEM DRIVERS ROADMAP: PROCESS AND STATUS ................................................................. 231
A. Kahng

PROACTIVE CIRCUIT ALLOCATION IN MULTIPLANE NOCS ................................................................. 237
A. Abousamra, A. Jones, R. Melham

A HETEROGENEOUS MULTIPLE NETWORK-ON-CHIP DESIGN: AN APPLICATION-AWARE APPROACH ................................................................. 247
A. Mishra, O. Mudu, C. Das

DESIGNING ENERGY-EFFICIENT NOC FOR REAL-TIME EMBEDDED SYSTEMS THROUGH SLACK OPTIMIZATION ................................................................. 257
J. Zhan, N. Stoimenov, J. Ouyang, L. Thiele, V. Narayanan, Y. Xie

RISO: RELAXED NETWORK-ON-CHIP ISOLATION FOR CLOUD PROCESSORS ................................................................. 263
H. Lu, G. Yan, Y. Han, B. Fu, X. Li

SMART HILL CLIMBING FOR AGILE DYNAMIC MAPPING IN MANY-CORE SYSTEMS ................................................................. 269
M. Fattah, M. Daneshitalab, P. Liljeberg, J. Plosila

HCI-TOLERANT NOC ROUTER MICROARCHITECTURE ................................................................. 275
D. Ancajas, J. Nickerson, K. Chakraborty, S. Roy

OPTIMIZATION OF QUANTUM CIRCUITS FOR INTERACTION DISTANCE IN LINEAR NEAREST NEIGHBOR ARCHITECTURES ................................................................. 285
A. Shafaei, M. Saeedi, M. Pedram

LEQA: LATENCY ESTIMATION FOR A QUANTUM ALGORITHM MAPPED TO A QUANTUM CIRCUIT FABRIC ................................................................. 291
M. Dousti, M. Pedram

PARETO EPSILON-DOMINANCE AND IDENTIFIABLE SOLUTIONS FOR BIOCAD MODELING ................................................................. 298
C. Angione, J. Costanza, P. Lio, G. Nicosia, G. Carapezza

DESIGN OF CYBERPHYSICAL DIGITAL MICROFLUIDIC BIOCHIPS UNDER COMPLETION-TIME UNCERTAINTIES IN FLUIDIC OPERATIONS ................................................................. 307
Y. Luo, K. Chakraborty, T. Ho

GENE MODIFICATION IDENTIFICATION UNDER FLUX CAPACITY UNCERTAINTY ................................................................. 314
M. Yousofshahi, M. Orshansky, K. Lee, S. Hassoun
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A FIELD-PROGRAMMABLE PIN-CONSTRAINED DIGITAL MICROFLUIDIC BIOCHIP</td>
<td>319</td>
</tr>
<tr>
<td>D. Grissom, P. Brisk</td>
<td></td>
</tr>
<tr>
<td>BDS-MAJ: A BDD-BASED LOGIC SYNTHESIS TOOL EXPLOITING MAJORITY LOGIC</td>
<td>328</td>
</tr>
<tr>
<td>Decomposition</td>
<td></td>
</tr>
<tr>
<td>L. Amaru, P. Guillardson, G. Micheli</td>
<td></td>
</tr>
<tr>
<td>TOWARDS OPTIMAL PERFORMANCE-AREA TRADE-OFF IN ADDERS BY SYNTHESIS OF</td>
<td>334</td>
</tr>
<tr>
<td>PARALLEL PREFIX STRUCTURES</td>
<td></td>
</tr>
<tr>
<td>S. Roy, M. Choudhury, R. Puri, D. Pan</td>
<td></td>
</tr>
<tr>
<td>SYNTHESIS OF FEEDBACK DECODERS FOR INITIALIZED ENCODERS</td>
<td>342</td>
</tr>
<tr>
<td>K. Tu, J. Jiang</td>
<td></td>
</tr>
<tr>
<td>ON LEARNING-BASED METHODS FOR DESIGN-SPACE EXPLORATION WITH HIGH-</td>
<td>348</td>
</tr>
<tr>
<td>LEVEL SYNTHESIS</td>
<td></td>
</tr>
<tr>
<td>H. Liu, L. Carloni</td>
<td></td>
</tr>
<tr>
<td>RUNTIME DEPENDENCY ANALYSIS FOR LOOP PIPELINING IN HIGH-LEVEL SYNTH</td>
<td>355</td>
</tr>
<tr>
<td>Y. Alle, A. Morvan, S. Derrien</td>
<td></td>
</tr>
<tr>
<td>A HIGH-LEVEL SYNTHESIS FLOW FOR THE IMPLEMENTATION OF ITERATIVE STEN</td>
<td>365</td>
</tr>
<tr>
<td>LOOP ALGORITHMS ON FPGA DEVICES</td>
<td></td>
</tr>
<tr>
<td>A. Nacci, V. Rana, F. Bruschl, D. Sciuto, I. Beretta, D. Atienza</td>
<td></td>
</tr>
<tr>
<td>CROSS-LAYER RACETRACK MEMORY DESIGN FOR ULTRA HIGH DENSITY AND LOW</td>
<td>371</td>
</tr>
<tr>
<td>POWER CONSUMPTION</td>
<td></td>
</tr>
<tr>
<td>Z. Sun, W. Wu, H. Li</td>
<td></td>
</tr>
<tr>
<td>IMPROVING THE ENERGY EFFICIENCY OF HARDWARE-ASSISTED WATCHPOINT</td>
<td>377</td>
</tr>
<tr>
<td>SYSTEMS</td>
<td></td>
</tr>
<tr>
<td>V. Karakostas, S. Tomic, O. Unsal, M. Nemirovsky, A. Cristal</td>
<td></td>
</tr>
<tr>
<td>LOW-POWER AREA-EFFICIENT LARGE-SCALE IP LOOKUP ENGINE BASED ON BINAR</td>
<td>383</td>
</tr>
<tr>
<td>WEIGHTED CLUSTERED NETWORKS</td>
<td></td>
</tr>
<tr>
<td>N. Onizawa, W. Gross</td>
<td></td>
</tr>
<tr>
<td>REAL-TIME USE-AWARE ADAPTIVE MIMO RF RECEIVER SYSTEMS FOR ENERGY</td>
<td>389</td>
</tr>
<tr>
<td>EFFICIENCY UNDER BER CONSTRAINTS</td>
<td></td>
</tr>
<tr>
<td>D. Banerjee, S. Devarakond, S. Sen, A. Chatterjee</td>
<td></td>
</tr>
<tr>
<td>IMPROVING CHARGING EFFICIENCY WITH WORKLOAD SCHEDULING IN ENERGY</td>
<td>396</td>
</tr>
<tr>
<td>HARVESTING EMBEDDED SYSTEMS</td>
<td></td>
</tr>
<tr>
<td>Y. Zhang, Y. Ge, Q. Qiu</td>
<td></td>
</tr>
<tr>
<td>CREATION OF ESL POWER MODELS FOR COMMUNICATION ARCHITECTURES USING</td>
<td>404</td>
</tr>
<tr>
<td>AUTOMATIC CALIBRATION</td>
<td></td>
</tr>
<tr>
<td>S. Schurmans, D. Zhang, D. Auras, R. Leupers, G. Ascheid, X. Chen, L</td>
<td></td>
</tr>
<tr>
<td>Wang</td>
<td></td>
</tr>
<tr>
<td>A TRANSMISSION GATE PHYSICAL UNCLONABLE FUNCTION AND ON-CHIP</td>
<td>410</td>
</tr>
<tr>
<td>VOLTAGE-TO-DIGITAL CONVERSION TECHNIQUE</td>
<td></td>
</tr>
<tr>
<td>R. Chakrabarty, C. Larnech, D. Acharyya, J. Plusquelle</td>
<td></td>
</tr>
<tr>
<td>RESP: A ROBUST PHYSICAL UNCLONABLE FUNCTION RETROFITTED INTO EMBEDDED</td>
<td>420</td>
</tr>
<tr>
<td>SRAM ARRAY</td>
<td></td>
</tr>
<tr>
<td>Y. Zheng, M. Hashemian, S. Bhunia</td>
<td></td>
</tr>
<tr>
<td>VERITRUST: VERIFICATION FOR HARDWARE TRUST</td>
<td>429</td>
</tr>
<tr>
<td>J. Zhang, F. Yuan, L. Wei, Z. Sun, Q. Xu</td>
<td></td>
</tr>
<tr>
<td>RASTER: RUNTIME ADAPTIVE SPATIAL/TEMPORAL ERROR RESILIENCE FOR</td>
<td>437</td>
</tr>
<tr>
<td>EMBEDDED PROCESSORS</td>
<td></td>
</tr>
<tr>
<td>T. Li, M. Shafique, J. Ambroso, S. Rehman, J. Henkel, S. Parameswar</td>
<td></td>
</tr>
<tr>
<td>ABCD-I: APPROXIMATING CONTINUOUS LINEAR SYSTEMS USING BOOLEAN MODELS</td>
<td>444</td>
</tr>
<tr>
<td>A. Karthik, J. Roychowdhury</td>
<td></td>
</tr>
<tr>
<td>BAYESIAN MODEL FUSION: LARGE-SCALE PERFORMANCE MODELING OF ANALOG</td>
<td>453</td>
</tr>
<tr>
<td>AND MIXED-SIGNAL CIRCUITS BY REUSING EARLY-STAGE DATA</td>
<td></td>
</tr>
<tr>
<td>F. Wang, W. Zhang, S. Sun, X. Li, C. Gu</td>
<td></td>
</tr>
<tr>
<td>EFFICIENT MOMENT ESTIMATION WITH EXTREMELY SMALL SAMPLE SIZE VIA</td>
<td>459</td>
</tr>
<tr>
<td>BAYESIAN INFERENCE FOR ANALOG/MIXED-SIGNAL VALIDATION</td>
<td></td>
</tr>
<tr>
<td>C. Gu, E. Chiprout, X. Li</td>
<td></td>
</tr>
<tr>
<td>VERIFICATION OF DIGITALLY-INTENSIVE ANALOG CIRCUITS VIA KERNEL RIDGE</td>
<td>466</td>
</tr>
<tr>
<td>REGRESSION AND HYBRID REACHABILITY ANALYSIS</td>
<td></td>
</tr>
<tr>
<td>H. Lin, P. Li, C. Myers</td>
<td></td>
</tr>
<tr>
<td>MACHINE-LEARNING-BASED HOTSPOT DETECTION USING TOPOLOGICAL</td>
<td>472</td>
</tr>
<tr>
<td>CLASSIFICATION AND CRITICAL FEATURE EXTRACTION</td>
<td></td>
</tr>
<tr>
<td>Y. Yu, G. Lin, I. Jiang, C. Chiang</td>
<td></td>
</tr>
</tbody>
</table>
A NOVEL FUZZY MATCHING MODEL FOR LITHOGRAPHY HOTSPOT DETECTION ............................................... 478
S. Liu, J. Chen, J. Li, W. Wen, S. Chang

AN EFFICIENT LAYOUT DECOMPOSITION APPROACH FOR TRIPLE PATTERNING
LITHOGRAPHY .............................................................................................................................................. 484
J. Kuang, E. Young

E-BLOW: E-BEAM LITHOGRAPHY OVERLAPPING AWARE STENCIL PLANNING FOR MCC
SYSTEM .................................................................................................................................................... 490
B. Yu, K. Yuan, J. Guo, D. Pan

AUTOMATIC CLUSTERING OF WAFER SPatial SIGNAtURES ................................................................. 497
W. Zhang, X. Li, S. Saxena, A. Srojwias, R. Rutenbar

MULTIDIMENSIONAL ANALOG TEST METRICS ESTIMATION USING EXTREME VALUE
THEORY AND STATISTICAL BLOCKADE ............................................................................................... 503
S. Haralampous-G., P. Faubet, F. Mohamed, Y. Courant

HIGH-THROUGHPUT TSV TESTING AND CHARACTERIZATION FOR 3D INTEGRATION
USING THERMAL MAPPING .................................................................................................................. 510
K. Dev, G. Woods, S. Reda

ON EFFECTIVE AND EFFICIENT IN-FIELD TSV REPAIR FOR STACKED 3D ICS ............................... 516
L. Jiang, F. Ye, Q. Xu, K. Chakrabarty, B. Eklow

CLOUD PLATFORMS AND EMBEDDED COMPUTING – THE OPERATING SYSTEMS OF THE
FUTURE ...................................................................................................................................................... 522
J. Rellermeyer, S. Lee, M. Kistler

TESSELLATION: REFACTURING THE OS AROUND EXPLICIT RESOURCE CONTAINERS
WITH CONTINUOUS ADAPTATION ........................................................................................................ 528
Asanovic, J. Kubiatowicz

THE AUTONOMIC OPERATING SYSTEM RESEARCH PROJECT – ACHIEVEMENTS AND
FUTURE DIRECTIONS .............................................................................................................................. 538
D. Bartolini, R. Cattaneo, G. Durelli, M. Maggio, M. Santambrogio, F. Sironi

ROLE OF POWER GRID IN SIDE CHANNEL ATTACK AND POWER-GRID-AWARE SECURE
DESIGN ................................................................................................................................................... 548
X. Wang, W. Yueh, D. Roy, S. Narasimhan, Y. Zheng

NUMCHECKER: DETECTING KERNEL CONTROL-FLOW MODIFYING ROOTKITS BY
USING HARDWARE PERFORMANCE COUNTERS .................................................................................. 557
X. Wang, R. Kavri

HIGH-PERFORMANCE HARDWARE MONITORS TO PROTECT NETWORK PROCESSORS
FROM DATA PLANE ATTACKS .................................................................................................................. 564
H. Chandrikakutty, D. Unnikrishnan, R. Tessier, T. Wolf

COMPILER-BASED SIDE CHANNEL VULNERABILITY ANALYSIS AND OPTIMIZED
COUNTERMEASURES APPLICATION ...................................................................................................... 570
G. Agosta, A. Barenghi, M. Maggi, G. Pelosi

LIGHTING THE DARK SILICON BY EXPLOITING HETEROGENEITY ON FUTURE
PROCESSORS ............................................................................................................................................ 576
Y. Zhang, L. Peng, X. Fu, Y. Hu

SIMULTANEOUS MULTITHREADING SUPPORT IN EMBEDDED DISTRIBUTED MEMORY
MPSoCs ...................................................................................................................................................... 583
R. Garibotti, L. Ost, R. Busseuil, M. Kourouna, C. Adeniyi-Jones, G. Sassatelli, M. Robert

APPLE: ADAPTIVE PERFORMANCE-PREDICTABLE LOW-ENERGY CACHES FOR
RELIABLE HYBRID VOLTAGE OPERATION .......................................................................................... 590
B. Maric, J. Abella, M. Valero

AN OPTIMIZED PAGE TRANSLATION FOR MOBILE VIRTUALIZATION ................................................. 598
Y. Lee, C. Hsueh

SCALABLE VECTORLESS POWER GRID CURRENT INTEGRITY VERIFICATION ..................................... 604
Z. Feng

CONSTRAINT ABSTRACTION FOR VECTORLESS POWER GRID VERIFICATION .................................. 612
X. Xiong, J. Wang

THE IMPACT OF ELECTROMIGRATION IN COPPER INTERCONNECTS ON POWER GRID
INTEGRITY ................................................................................................................................................. 618
Y. Mishra, S. Saparnekar

TINYSPICE: A PARALLEL SPICE SIMULATOR ON GPU FOR MASSIVELY REPEATED
SMALL CIRCUIT SIMULATIONS ............................................................................................................. 624
L. Han, X. Zhao, Z. Feng
AN OPTIMAL ALGORITHM OF ADJUSTABLE DELAY BUFFER INSERTION FOR SOLVING CLOCK SKW VARIATION PROBLEM
J. Kim, D. Joo, T. Kim ........................................................................................................ 632
SMART NON-DEFAULT ROUTING FOR CLOCK POWER REDUCTION
A. Kahng, S. Kang, H. Lee ................................................................................................ 638
ROUTING CONGESTION ESTIMATION WITH REAL DESIGN CONSTRAINTS
W. Liu, Y. Wei, C. Sze, C. Alpert, Z. Li, Y. Li, N. Vowsanathan ....................................... 645
SPACER-IS-DIELECTRIC-COMPATIBLE DETAILED ROUTING FOR SELF-ALIGNED DOUBLE PATTERNING LITHOGRAPHY
Y. Du, Q. Mu, H. Song, J. Shiely, G. Luk-Pat, A. Miloslavsky, M. Wong ................................ 653
21ST CENTURY DIGITAL DESIGN TOOLS
W. Dally, C. Malachowsky, S. Keckler .............................................................................. 659
SYSTEM ARCHITECTURE AND SOFTWARE DESIGN FOR ELECTRIC VEHICLES
MODEL-BASED DEVELOPMENT AND VERIFICATION OF CONTROL SOFTWARE FOR ELECTRIC VEHICLES
D. Goswami, M. Lukasiwycz, M. Kauer, S. Steinhorst, A. Masrur, S. Chakraborty, S. Ramesh .................................................. 671
HYBRID ENERGY STORAGE SYSTEMS AND BATTERY MANAGEMENT FOR ELECTRIC VEHICLES
S. Park, Y. Kim, N. Chang ................................................................................................ 680
RELIABILITY CHALLENGES FOR ELECTRIC VEHICLES: FROM DEVICES TO ARCHITECTURE AND SYSTEMS SOFTWARE
G. Georakos, U. Schlichtmann, R. Schneider, S. Chakraborty ........................................ 686
RELIABLE ON-CHIP SYSTEMS IN THE NANO-ERA: LESSONS LEARNT AND FUTURE TRENDS
A LAYOUT-BASED APPROACH FOR MULTIPLE EVENT TRANSIENT ANALYSIS
M. Ebrahimi, H. Asadi, M. Tahoori .................................................................................. 705
QUANTITATIVE EVALUATION OF SOFT ERROR INJECTION TECHNIQUES FOR ROBUST SYSTEM DESIGN
H. Cho, S. Mirkhani, C. Cher, J. Abraham, S. Mitra ................................................................ 711
EFFICIENTLY TOLERATING TIMING VIOLATIONS IN PIPELINED MICROPROCESSORS
K. Chakraborty, B. Cozzens, S. Roy, D. Ancajas ............................................................. 721
HIERARCHICAL DECODING OF DOUBLE ERROR CORRECTING CODES FOR HIGH SPEED RELIABLE MEMORIES
Z. Wang ........................................................................................................................... 729
POWER BENEFIT STUDY FOR ULTRA-HIGH DENSITY TRANSISTOR-LEVEL MONOLITHIC 3D ICS
Y. Lee, D. Limbrick, S. Lim ............................................................................................ 736
RAPID EXPLORATION OF PROCESSING AND DESIGN GUIDELINES TO OVERCOME CARBON NANOTUBE VARIATIONS
G. Hills, J. Zhang, C. Mackin, M. Shulaker, H. Wei, H. Wong, S. Mitra ................................ 746
MINIMUM-ENERGY STATE GUIDED PHYSICAL DESIGN FOR NANOMAGNET LOGIC
S. Liu, G. Csaba, X. Hu, E. Varga, M. Niemier, G. Bernstein, W. Porod ................................... 756
ULTRA LOW POWER ASSOCIATIVE COMPUTING WITH SPIN NEURONS AND RESISTIVE CROSSBAR MEMORY
M. Sharad, D. Fan, K. Roy ................................................................................................. 763
UNDERSTANDING THE TRADE-OFFS IN MULTI-LEVEL CELL RERAM MEMORY DESIGN
C. Xu, D. Niu, N. Murulimahohar, N. Jouppi, Y. Xie ......................................................... 769
EXPLORING TUNNEL-FET FOR ULTRA LOW POWER ANALOG APPLICATIONS: A CASE STUDY ON OPERATIONAL TRANSCONDUCTANCE AMPLIFIER
A. Trivedi, S. Carlo, S. Mukhopadhyay .............................................................................. 775
ENERGY-OPTIMAL SRAM SUPPLY VOLTAGE SCHEDULING UNDER LIFETIME AND ERROR CONSTRAINTS
A. Calimera, E. Macii, M. Poncino .................................................................................... 781
RELAX-AND-RETIME: A METHODOLOGY FOR ENERGY-EFFICIENT RECOVERY BASED DESIGN
S. Ramasubramanian, S. Venkatarunani, A. Parandhaman, A. Ragunathan ......................... 787
POST-PLACEMENT VOLTAGE ISLAND GENERATION FOR TIMING-SPECULATIVE CIRCUITS
R. Ye, F. Yuan, Z. Sun, W. Jone, Q. Xu ............................................................................... 793
ANALYSIS AND CHARACTERIZATION OF INHERENT APPLICATION RESILIENCE FOR APPROXIMATE COMPUTING ............................................................................................................................... 799
V. Chippa, S. Chukradhar, K. Roy, A. Raghunathan

DYNAMIC VOLTAGE AND FREQUENCY SCALING FOR SHARED RESOURCES IN MULTICORE PROCESSOR DESIGNS ............................................................................................................................... 808

ENERGY OPTIMIZATION BY EXPLOITING EXECUTION SLACKS IN STREAMING APPLICATIONS ON MULTIPROCESSOR SYSTEMS ............................................................................................................................... 815
A. Singh, A. Das, A. Kumar

VERIFYING SYSTEMC USING AN INTERMEDIATE VERIFICATION LANGUAGE AND SYMBOLIC SIMULATION ............................................................................................................................... 822
H. Le, D. Große, V. Herdt, R. Drechsler

HANDLING DESIGN AND IMPLEMENTATION OPTIMIZATIONS IN EQUIVALENCE CHECKING FOR BEHAVIORAL SYNTHESIS ............................................................................................................................... 828
Z. Yang, K. Hao, S. Ray, F. Xie

A COUNTEREXAMPLE-GUIDED INTERPOLANT GENERATION ALGORITHM FOR SAT-BASED MODEL CHECKING ............................................................................................................................... 834
C. Wu, C. Lai, C. Huang

A ROBUST CONSTRAINT SOLVING FRAMEWORK FOR MULTIPLE CONSTRAINT SETS IN CONSTRAINED RANDOM VERIFICATION ............................................................................................................................... 840
B. Wu, C. Huang

SIMULATION KNOWLEDGE EXTRACTION AND REUSE IN CONSTRAINED RANDOM PROCESSOR VERIFICATION ............................................................................................................................... 847
W. Chen, L. Wang, J. Bhadra, M. Abadir

HARDWARE-EFFICIENT ON-CHIP GENERATION OF TIME-EXTENSIVE CONSTRAINED-RANDOM SEQUENCES FOR IN-SYSTEM VALIDATION ............................................................................................................................... 853
A. Kinsman, H. Ko, N. Nicolici

THE ROLE OF CASCADE, A CYCLE-BASED SIMULATION INFRASTRUCTURE, IN DESIGNING THE ANTON SPECIAL-PURPOSE SUPERCOMPUTERS ............................................................................................................................... 859
J. Grossman, B. Towles, J. Bank, D. Shaw

TOWARDS STRUCTURED ASICS USING POLARITY-TUNABLE SI NANOWIRE TRANSISTORS ............................................................................................................................... 868
P. Guillardon, M. Marchi, L. Amarre, S. Bobba, D. Sacchetto, Y. Leblebici, G. Michel

SACHA: THE STANFORD CARBON NANOTUBE CONTROLLED HANDSHAKING ROBOT ............................................................................................................................... 872

ELECTRICAL ARTIFICIAL SKIN USING ULTRAFLEXIBLE ORGANIC TRANSISTOR ............................................................................................................................... 875

RELAYS DO NOT LEAK – CMOS DOES ............................................................................................................................... 878
H. Fariborzi, F. Chen, R. Nathuasael, I. Chen, L. Huitt, R. Lee, T. Liu, V. Stojanovic

SINGLE-PHOTON IMAGE SENSORS ............................................................................................................................... 882
E. Charbon, F. Regazzoni

NON-VOLATILE FPGAS BASED ON SPINTRONIC DEVICES ............................................................................................................................... 886
O. Goncalves, G. Prenat, G. Pendingo, B. Diemy

A NOVEL ANALYTICAL METHOD FOR WORST CASE RESPONSE TIME ESTIMATION OF DISTRIBUTED EMBEDDED SYSTEMS ............................................................................................................................... 889
J. Kim, H. Oh, J. Choi, H. Ha, S. Ha

OPTIMIZATIONS FOR CONFIGURING AND MAPPING SOFTWARE PIPELINES IN MANY CORE SYSTEMS ............................................................................................................................... 899
J. Jahn, S. Pagani, S. Kobbe, J. Chen, J. Henkel

A SCENARIO-BASED RUN-TIME TASK MAPPING ALGORITHM FOR MPSOCs ............................................................................................................................... 907
W. Quan, A. Pimentel

EARLY EXPLORATION FOR PLATFORM ARCHITECTURE INSTANTIATION WITH MULTI-MODE APPLICATION PARTITIONING ............................................................................................................................... 913
P. Agrawal, P. RagHAVAN, M. Hartman, N. Sharma, L. Perre, F. Catthoor

COARX: A COPROCESSOR FOR ARX-BASED CRYPTOGRAPHIC ALGORITHMS ............................................................................................................................... 921
K. Shahzad, A. Khalid, Z. Rakossy, G. Paul, A. Chattopadhyay

RECONFIGURABLE PIPELINED COPROCESSOR FOR MULTI-MODE COMMUNICATION TRANSMISSION ............................................................................................................................... 931
L. Tiang, J. Ambrose, S. Parameswaran

ACCELERATORS FOR BIOLOGICALLY-INSPIRED ATTENTION AND RECOGNITION ............................................................................................................................... 939
M. Park, C. Zhang, M. Debole, S. Kestur, V. Narayanan, M. Irwin
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>STOCHASTIC CIRCUITS FOR REAL-TIME IMAGE-PROCESSING APPLICATIONS</td>
<td>945</td>
</tr>
<tr>
<td>A. Alaghi, C. Li, J. Hayes</td>
<td></td>
</tr>
<tr>
<td>AN EVENT-DRIVEN SIMULATION METHODOLOGY FOR INTEGRATED SWITCHING</td>
<td>951</td>
</tr>
<tr>
<td>POWER SUPPLIES IN SYSTEMVERILOG</td>
<td></td>
</tr>
<tr>
<td>J. Jang, M. Park, J. Kim</td>
<td></td>
</tr>
<tr>
<td>A NEW TIME-STEPPING METHOD FOR CIRCUIT SIMULATION</td>
<td>958</td>
</tr>
<tr>
<td>G. Fang</td>
<td></td>
</tr>
<tr>
<td>TIME-DOMAIN SEGMENTATION BASED MASSIVELY PARALLEL SIMULATION FOR ADCS</td>
<td>968</td>
</tr>
<tr>
<td>Z. Ye, B. Wu, S. Han, Y. Li</td>
<td></td>
</tr>
<tr>
<td>A DIRECT FINITE ELEMENT SOLVER OF LINEAR COMPLEXITY FOR LARGE-SCALE 3-D CIRCUIT EXTRACTION IN MULTIPLE DIELECTRICS</td>
<td>974</td>
</tr>
<tr>
<td>B. Zhou, H. Liu, D. Jiao</td>
<td></td>
</tr>
<tr>
<td>FPGA CODE ACCELERATORS - THE COMPILER PERSPECTIVE</td>
<td>980</td>
</tr>
<tr>
<td>W. Najar, J. Villarreal</td>
<td></td>
</tr>
<tr>
<td>CAN CAD CURE CANCER?</td>
<td>986</td>
</tr>
<tr>
<td>S. Krishnawarny, B. Bodenmiller, D. Pe'er</td>
<td></td>
</tr>
<tr>
<td>LET'S PUT THE CAR IN YOUR PHONE!</td>
<td>988</td>
</tr>
<tr>
<td>M. Geier, M. Becker, D. Yang, B. Dietrich, R. Schneider, D. Goswami, S. Chakraborty</td>
<td></td>
</tr>
<tr>
<td>THE UNDETECTABLE AND UNPROVABLE HARDWARE TROJAN HORSE</td>
<td>990</td>
</tr>
<tr>
<td>S. Wei, M. Potkonjak</td>
<td></td>
</tr>
<tr>
<td>PATH TO A TERABYTE OF ON-CHIP MEMORY FOR PETABIT PER SECOND BANDWIDTH WITH &lt; 5WATTS OF POWER</td>
<td>992</td>
</tr>
<tr>
<td>S. Ghosh</td>
<td></td>
</tr>
<tr>
<td>RECONCILING REAL-TIME GUARANTEES AND ENERGY EFFICIENCY THROUGH UNLOCKED-CACHE PREFETCHING</td>
<td>994</td>
</tr>
<tr>
<td>H. Ding, Y. Liang, T. Mitra</td>
<td></td>
</tr>
<tr>
<td>INTEGRATED INSTRUCTION CACHE ANALYSIS AND LOCKING IN MULTITASKING REAL-TIME SYSTEMS</td>
<td>1003</td>
</tr>
<tr>
<td>S. Andalam, A. Girault, R. Sinha, P. Roop, J. Reineke</td>
<td></td>
</tr>
<tr>
<td>SSDM: SMART STACK DATA MANAGEMENT FOR SOFTWARE MANAGED MULTICORES (SMMS)</td>
<td>1023</td>
</tr>
<tr>
<td>J. Lu, K. Bai, A. Shrivastava</td>
<td></td>
</tr>
<tr>
<td>TAMING THE COMPLEXITY OF COORDINATED PLACE AND ROUTE</td>
<td>1031</td>
</tr>
<tr>
<td>J. Hu, M. Kim, I. Markov</td>
<td></td>
</tr>
<tr>
<td>ROUTABILITY-DRIVEN PLACEMENT FOR HIERARCHICAL MIXED-SIZE CIRCUIT DESIGNS</td>
<td>1038</td>
</tr>
<tr>
<td>M. Hsu, Y. Chen, C. Huang, T. Chen, Y. Chang</td>
<td></td>
</tr>
<tr>
<td>RIPPLE 2.0: HIGH QUALITY ROUTABILITY-DRIVEN PLACEMENT VIA GLOBAL ROUTER INTEGRATION</td>
<td>1044</td>
</tr>
<tr>
<td>X. He, T. Huang, W. Chow, J. Kuang, K. Lam, W. Cai, E. Young</td>
<td></td>
</tr>
<tr>
<td>OPTIMIZATION OF PLACEMENT SOLUTIONS FOR ROUTABILITY</td>
<td>1050</td>
</tr>
<tr>
<td>W. Liu, C. Koh, Y. Li</td>
<td></td>
</tr>
<tr>
<td>EXPLORATION WITH UPGRADEABLE MODELS USING STATISTICAL METHODS FOR PHYSICAL MODEL EMULATION</td>
<td>1059</td>
</tr>
<tr>
<td>B. Miller, F. Vahid, T. Givargis</td>
<td></td>
</tr>
<tr>
<td>MODULAR SYSTEM-LEVEL ARCHITECTURE FOR CONCURRENT CELL BALANCING</td>
<td>1065</td>
</tr>
<tr>
<td>M. Kaner, S. Naranayanaswami, S. Steinhorst, M. Lukasiewycz</td>
<td></td>
</tr>
<tr>
<td>A METHOD TO ABSTRACT RTL IP BLOCKS INTO C++ CODE AND ENABLE HIGH-LEVEL SYNTHESIS</td>
<td>1075</td>
</tr>
<tr>
<td>N. Bombieri, H. Liu, F. Fummi, L. Carloni</td>
<td></td>
</tr>
<tr>
<td>DMR3D: DYNAMIC MEMORY RELLOCATION IN 3D MULTICORE SYSTEMS</td>
<td>1084</td>
</tr>
<tr>
<td>D. Ancajas, K. Chakraborty, S. Roy</td>
<td></td>
</tr>
<tr>
<td>POWER GATING APPLIED TO MP-SOCS FOR STANDBY-MODE POWER MANAGEMENT</td>
<td>1093</td>
</tr>
<tr>
<td>D. Flynn</td>
<td></td>
</tr>
<tr>
<td>POWER MANAGEMENT AND DELIVERY FOR HIGH-PERFORMANCE MICROPROCESSORS</td>
<td>1098</td>
</tr>
<tr>
<td>T. Karnik, M. Pant, S. Borkar</td>
<td></td>
</tr>
<tr>
<td>FLEXIBLE ON-CHIP POWER DELIVERY FOR ENERGY EFFICIENT HETEROGENEOUS SYSTEMS</td>
<td>1101</td>
</tr>
<tr>
<td>B. Calhoun, K. Craig</td>
<td></td>
</tr>
<tr>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>----------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>POWER AND SIGNAL INTEGRITY CHALLENGES IN 3D SYSTEMS</td>
<td>1107</td>
</tr>
<tr>
<td>M. Corbalan, A. Kevat, T. Toms, D. Lisk, R. Radovicic, M. Nowak</td>
<td></td>
</tr>
<tr>
<td>UNDERPOWERING NAND FLASH: PROFITS AND PERILS</td>
<td>1111</td>
</tr>
<tr>
<td>H. Tseng, L. Grupp, S. Swanson</td>
<td></td>
</tr>
<tr>
<td>NEW ERA: NEW EFFICIENT RELIABILITY-AWARE WEAR LEVELING FOR ENDURANCE</td>
<td>1117</td>
</tr>
<tr>
<td>ENHANCEMENT OF FLASH STORAGE DEVICES</td>
<td></td>
</tr>
<tr>
<td>M. Yang, Y. Chang, C. Tsao, P. Huang</td>
<td></td>
</tr>
<tr>
<td>SAW: SYSTEM-ASSISTED WEAR LEVELING ON THE WRITE ENDURANCE OF NAND</td>
<td>1123</td>
</tr>
<tr>
<td>FLASH DEVICES</td>
<td></td>
</tr>
<tr>
<td>C. Wang, W. Wong</td>
<td></td>
</tr>
<tr>
<td>PERFORMANCE ENHANCEMENT OF GARBAGE COLLECTION FOR FLASH STORAGE</td>
<td>1132</td>
</tr>
<tr>
<td>DEVICES: AN EFFICIENT VICTIM BLOCK SELECTION DESIGN</td>
<td></td>
</tr>
<tr>
<td>C. Tsao, Y. Chang, M. Yang</td>
<td></td>
</tr>
<tr>
<td>DURACACHE: A DURABLE SSD CACHE USING MLC NAND FLASH</td>
<td>1138</td>
</tr>
<tr>
<td>R. Liu, C. Yang, C. Li, G. Chen</td>
<td></td>
</tr>
<tr>
<td>DISTRIBUTED STABLE STATES FOR PROCESS NETWORKS – ALGORITHM, ANALYSIS,</td>
<td>1144</td>
</tr>
<tr>
<td>AND EXPERIMENTS ON INTEL SCC</td>
<td></td>
</tr>
<tr>
<td>D. Rai, L. Schor, N. Stoimenov, L. Thiele</td>
<td></td>
</tr>
<tr>
<td>DISTRIBUTED RUN-TIME RESOURCE MANAGEMENT FOR MALLEABLE APPLICATIONS</td>
<td>1154</td>
</tr>
<tr>
<td>ON MANY-CORE PLATFORMS</td>
<td></td>
</tr>
<tr>
<td>I. Anagnostopoulos, V. Tsoutouras, A. Bartzas, D. Soudris</td>
<td></td>
</tr>
<tr>
<td>NETSHIP: A NETWORKED VIRTUAL PLATFORM FOR LARGE-SCALE HETEROGENEOUS</td>
<td>1160</td>
</tr>
<tr>
<td>DISTRIBUTED EMBEDDED SYSTEMS</td>
<td></td>
</tr>
<tr>
<td>Y. Jung, J. Park, M. Petracca, L. Carloni</td>
<td></td>
</tr>
<tr>
<td>EXPLOITING JUST-ENOUGH PARALLELISM WHEN MAPPING STREAMING</td>
<td>1170</td>
</tr>
<tr>
<td>APPLICATIONS IN HARD REAL-TIME SYSTEMS</td>
<td></td>
</tr>
<tr>
<td>J. Zhai, M. Banukhrama, T. Stefanoy</td>
<td></td>
</tr>
<tr>
<td>ON ROBUST TASK-ACCURATE PERFORMANCE ESTIMATION</td>
<td>1178</td>
</tr>
<tr>
<td>Y. Xu, B. Wang, R. Hasholzner, R. Rosales, J. Teich</td>
<td></td>
</tr>
<tr>
<td>STOCHASTIC RESPONSE-TIME GUARANTEE FOR NON-PREEMPTIVE, FIXED-PRIORITY</td>
<td>1184</td>
</tr>
<tr>
<td>SCHEDULING UNDER ERRORS</td>
<td></td>
</tr>
<tr>
<td>P. Axer, R. Ernst</td>
<td></td>
</tr>
<tr>
<td>HADES: ARCHITECTURAL SYNTHESIS FOR HETEROGENOUS DARK SILICON CHIP</td>
<td>1191</td>
</tr>
<tr>
<td>MULTI-PROCESSORS</td>
<td></td>
</tr>
<tr>
<td>Y. Turakhia, B. Raghunathan, S. Garg, D. Marculescu</td>
<td></td>
</tr>
<tr>
<td>HIERARCHICAL POWER MANAGEMENT FOR ASYMMETRIC MULTI-CORE IN DARK</td>
<td>1198</td>
</tr>
<tr>
<td>SILICON ERA</td>
<td></td>
</tr>
<tr>
<td>T. Muhtakuruppan, M. Pricopi, V. Venkataramani, T. Mitra, S. Vishin</td>
<td></td>
</tr>
<tr>
<td>PEAK POWER REDUCTION AND WORKLOAD BALANCING BY SPACE-TIME</td>
<td></td>
</tr>
<tr>
<td>MULTIPLEXING BASED DEMAND-SUPPLY MATCHING FOR 3D THOUSAND-CORE</td>
<td>1207</td>
</tr>
<tr>
<td>MICROPROCESSOR</td>
<td></td>
</tr>
<tr>
<td>S. Manoj, K. Wang, H. Yu</td>
<td></td>
</tr>
<tr>
<td>TECHNIQUES FOR ENERGY-EFFICIENT POWER BUDGETING IN DATA CENTERS</td>
<td>1213</td>
</tr>
<tr>
<td>X. Zhan, S. Reda</td>
<td></td>
</tr>
<tr>
<td>TEMPERATURE AWARE THREAD BLOCK SCHEDULING IN GPGPUS</td>
<td>1220</td>
</tr>
<tr>
<td>R. Nath, R. Ayoub, T. Rosing</td>
<td></td>
</tr>
<tr>
<td>VAWOM: TEMPERATURE AND PROCESS VARIATION AWARE WEAROUT MANAGEMENT</td>
<td>1226</td>
</tr>
<tr>
<td>IN 3D MULTICORE ARCHITECTURE</td>
<td></td>
</tr>
<tr>
<td>H. Tajik, H. Hornayoun, N. Dutt</td>
<td></td>
</tr>
<tr>
<td>ON THE POTENTIAL OF 3D INTEGRATION OF INDUCTIVE DC-DC CONVERTER FOR</td>
<td>1234</td>
</tr>
<tr>
<td>HIGH-PERFORMANCE POWER DELIVERY</td>
<td></td>
</tr>
<tr>
<td>S. Carlo, W. Yueh, S. Mukhopadhyay</td>
<td></td>
</tr>
<tr>
<td>FULL-CHIP MULTIPLE TSV-TO-TSV COUPLING EXTRACTION AND OPTIMIZATION IN</td>
<td>1242</td>
</tr>
<tr>
<td>3D ICS</td>
<td></td>
</tr>
<tr>
<td>T. Song, C. Liu, Y. Peng, S. Lim</td>
<td></td>
</tr>
<tr>
<td>AN ACCURATE SEMI-ANALYTICAL FRAMEWORK FOR FULL-CHIP TSV-INDUCED</td>
<td>1249</td>
</tr>
<tr>
<td>STRESS MODELING</td>
<td></td>
</tr>
<tr>
<td>Y. Li, D. Pan</td>
<td></td>
</tr>
<tr>
<td>SPEEDING UP COMPUTATION OF THE MAX/MIN OF A SET OF GAUSSIANS FOR</td>
<td>1257</td>
</tr>
<tr>
<td>STATISTICAL TIMING ANALYSIS AND OPTIMIZATION</td>
<td></td>
</tr>
<tr>
<td>V. Kuruvilla, D. Sinha, J. Piaget, C. Visweswariah, N. Chandrahoodan</td>
<td></td>
</tr>
</tbody>
</table>
INTIMEFIX: A LOW-COST AND SCALABLE TECHNIQUE FOR IN-SITU TIMING ERROR MASKING IN LOGIC CIRCUITS
F. Yuan, Q. Xu

IMPROVING PUF SECURITY WITH REGRESSION-BASED DISTILLER
C. Yin, G. Qu

ON THE CONVERGENCE OF MAINSTREAM AND MISSION-CRITICAL MARKETS
S. Girbal, M. Moreto, A Grasset, J. Abella, E. Quinones, F. Cazorla, S. Yehia

Author Index