## Table of Contents

Welcome Message
Organizing Committee
Program Committee
External Reviewers
Keynote Presentations

### Session 1

**TVS-1: Test 1**

- Functional $F_{\text{max}}$ Test-Time Reduction using Novel DFTs for Circuit Initialization ........................................ 1  
  Ujjwal Guin (UConn), Tapan Chakraborty (Qualcomm), and Mohammad Tehranipoor (UConn)

- Phoenix NoC: A Distributed Fault Tolerant Architecture ................................................................. 7  
  César Marcon, Alexandre Amory, Thais Webber, Thomas Volpato, and Letícia B. Poehls (PUCRS)

**CSA-1: Accelerators and Workloads**

- Memory-Centric Accelerator Design for Convolutional Neural Networks ................................................. 13  
  Maurice Peemen, Arnaud A. A. Setio, Bart Mesman, and Henk Corporaal (Eindhoven)

- Dynamic Bandwidth Adaptation Using Recognition Accuracy Prediction through Pre-Classification for Embedded Vision Systems ......................................................... 20  
  Yang Xiao (Penn State), Chuanjun Zhang (Intel), Kevin Irick, and Vijaykrishnan Narayanan (Penn State)

- Characterizing the Costs and Benefits of Hardware Parallelism in Accelerator Cores ................................. 26  
  Steven J. Battle and Mark Hempstead (Drexel)

**LCD-1: Analytical Techniques in Logics and Circuits**

- High Accuracy Approximate Multiplier With Error Correction ............................................................ 33  
  Chia-Hao Lin and Ing-Chao Lin (Natl. Cheng Kung Univ.)

- Exploiting Correlation in Stochastic Circuit Design .................................................................................... 39  
  Armin Alaghi and John P. Hayes (Michigan)

- Statistical Analysis and Modeling for Error Composition in Approximate Computation Circuits ............ 47  
  Wei-Ting J. Chan, Andrew B. Kahng, Seokhyeong Kang (UCSD), Rakesh Kumar (UIUC), and John Sartori (Minnesota)
Session 2

EDA-1: Efficient MPSoC Design and Application

Dynamic Thread Mapping for High-Performance, Power-Efficient Heterogeneous Many-core Systems ........................................................... 54
  Guangshuo Liu (CMU), Jinpyo Park (Samsung), and Diana Marculescu (CMU)

Energy-Aware Synthesis of Application Specific MPSoCs .......................... 62
  Thannirmalai Somu Muthukaruppan (NU Singapore), Haris Javaid (New South Wales), Tulika Mitra (NU Singapore), and Sri Parameswaran (New South Wales)

Long Term Sustainability of Differentially Reliable Systems in the Dark Silicon Era .......... 70
  Jason M. Allred, Sanghamitra Roy, and Koushik Chakraborty (Utah State)

A Global Router on GPU Architecture .............................................. 78
  Yiding Han, Koushik Chakraborty and Sanghamitra Roy (Utah State)

PA-1: Power-Aware Microarchitecture

A Private Level-1 Cache Architecture to Exploit the Latency and Capacity Tradeoffs in Multicores Operating at Near-Threshold Voltages ..................... 85
  Farrukh Hijaz, Qingchuan Shi, and Omer Khan (UConn)

Power Gating with Block Migration in Chip-Multiprocessor Last-Level Caches ............. 93
  David Kadjo, Hyungjun Kim, Paul Gratz, Jiang Hu (Texas A&M), and Raid Ayoub (Intel)

FlexiWay: A Cache Energy Saving Technique Using Fine-grained Cache Reconfiguration ...... 100
  Sparsh Mittal, Zhao Zhang (Iowa State), and Jeffrey S. Vetter (ORNL)

Register Allocation and VDD-Gating Algorithms for Out-of-Order Architectures ............. 108
  Steven J. Battle and Mark Hempstead (Drexel)

CSA-2: Memory Systems

LightTx: A Lightweight Transactional Design in Flash-based SSDs to Support Flexible Transactions ................................................................. 115
  Youyou Lu, Jiwu Shu, Jia Guo, Shuai Li (Tsinghua Univ.), and Onur Mutlu (CMU)

Program Interference in MLC NAND Flash Memory: Characterization, Modeling, and Mitigation . 123
  Yu Cai, Onur Mutlu (CMU), Erich F. Haratsch (LSI Corp.), and Ken Mai (CMU)

Low Power Multi-Level-Cell Resistive Memory Design with Incomplete Data Mapping ......... 131
  Dimin Niu, Qiaosha Zou, Cong Xu, and Yuan Xie (Penn State)

Lazy Precharge: An Overhead-free Method to Reduce Precharge Overhead for Memory Parallelism Improvement of DRAM System ........................................ 138
  Tao Zhang, Cong Xu (Penn State), Guangyu Sun (Peking Univ.), and Yuan Xie (Penn State)
Session 3

SPECIAL SESSION on Multicore Implementation

Design Tradeoffs for Simplicity and Efficient Verification in the Execution Migration Machine
Srinivas Devadas (MIT)

Rationale for a 3D Heterogeneous Multi-core Processor
Eric Rotenberg (NC State)

Accelerator-Rich CMPs: From Concept to Real Hardware
Jason Cong (UCLA)

Session 4

CSA-3: Potpourri

Scattered Superpage: A Case for Bridging the Gap between Superpage and Page Coloring
Licheng Chen, Yanan Wang, Zehan Cui, Yongbing Huang, Yungang Bao, and Mingyu Chen
(Chinese Acad of Sci)

Data Compression for Thermal Mitigation in the Hybrid Memory Cube
Mushfique Junayed Khurshid and Mikko Lipasti (Wisconsin)

Data Placement in HPC Architectures with Heterogeneous Off-chip Memory
Milan Pavlovic (UPC and BSC), Nikola Puzovic (BSC), and Alex Ramirez (UPC and BSC)

TVS-2: Test 2

Managing Test Coverage Uncertainty due to Thermal Noise in nano-CMOS: A Case-Study on an
SRAM Array
Vikram B. Suresh and Sandip Kundu (UMass)

Assessing the Impact of Hard Faults in Performance Components of Modern Microprocessors
Nikos Foutris, Dimitris Gizopoulos (Univ. Athens), John Kalamatinos, and Vilas Sridharan
(AMD)

Sneak path Testing and Fault Modeling for Multi-level Memristor-based Memories
Sachhidh Kannan, Ramesh Karri (NYU), and Ozgur Sinanoglu (NYU-UAE)

EDA-2: Emerging CAD Issues

Integrating Thermocouple Sensors into 3D ICs
Dawei Li, Ji-Hoon Kim, and Seda Ogreni Memik (Northwestern Univ.)

Gate Delay Modeling for Pre- and Post-silicon Timing related Tasks for Ultra-low Power CMOS
Circuits
Prasanjeet Das and Sandeep K. Gupta (USC)

Noise-based Algorithms for Functional Equivalence and Tautology Checking
Pey-Chang Kent Lin and Sunil P. Khatri (Texas A&M)
Session 5

BEST PAPERS (Plenary Session)

FastLanes: An FPGA Accelerated GPU Microarchitecture Simulator ........................................... Kuan Fang, YuFei Ni, Jiayuan He, Zonghui Li, Shuai Mu, and Yangdong Deng (Tsinghua Univ.)

Bayesian Theory Oriented Optimal Data-provider Selection for CMP ........................................... Guohong Li, Zhenyu Liu, Sanchuan Guo, Chongmin Li, and Dongsheng Wang (Tsinghua Univ.)

Selected Inversion for Vectorless Power Grid Verification by Exploiting Locality .......................... Jianlei Yang, Yici Cai, Qiang Zhou, and Wei Zhao (Tsinghua Univ.)

Energy-Efficient Runtime Adaptive Scrubbing in Fault-Tolerant Network-on-Chips (NoCs) ........................ Travis Boraten and Avinash Kodi (Ohio Univ.)

Efficient Floating-Point Representation for Balanced Codes for FPGA Devices ............................ Julio Villalba, Javier Hormigo, Francisco Corbera, Mario Gonzalez, and Emilio L. Zapata (Univ. Malaga)

Session 6

PA-2: Efficient Cache Architectures

Free ECC: An Efficient Error Protection for Compressed Last-Level Caches .............................. Long Chen, Yanan Cao, and Zhao Zhang (Iowa State)

FreshCache: Statically and Dynamically Exploiting Dataless Ways ........................................... Arkaprava Basu, Derek R. Hower, Mark D. Hill, and Michael M. Swift (Wisconsin)

RECAP: Region-Aware Cache Partitioning ...................................................................................... Karthik T. Sundararajan (Synopsys), Timothy M. Jones (Univ. Cambridge), and Nigel P. Topham (Univ. Edinburgh)

Speculative Tag Access for Reduced Energy Dissipation in Set-Associative L1 Data Caches .......... Alen Bardizbanyan (Chalmers), Magnus Sj"alander, David Whalley (FSU), and Per Larsson-Edefors (Chalmers)

LCD-2: Efficient Logics and Circuits

Exploring the Energy Efficiency of Multispeculative Adders ......................................................... Alberto A. Del Barrio, Román Hermida (CU Madrid), and Seda O. Memik (Northwestern)

A Temperature-aware Synthesis Approach for Simultaneous Delay and Leakage Optimization .. Nathaniel A. Conos and Miodrag Potkonjak (UCLA)

A TCAM Generator for Packet Classification .................................................................................. Infall Syafalni (Kyushu Inst Tech) and Tsutomu Sasao (Meiji Univ.)

Voltage Scaling on C-Elements: A Speed, Power and Energy Efficiency Analysis .......................... Matheus Trevisan Moreira and Ney Laert Vilar Calazans (PUCRS)
CSA-4: Power and GPUs

Watts-inside: A Hardware-Software Cooperative Approach for Multicore Power Debugging ........335
Jie Chen, Fan Yao, and Guru Venkataramani (GWU)

Variation Tolerance and Error Resilience in a Low Power Wireless Receiver .........................343
Jan Hoogerbrugge (NXPs semiconductor)

Power Capping of CPU-GPU Heterogeneous Systems through Coordinating DVFS and Task
Mapping ......................................................................................................................349
Toshiya Komoda, Shingo Hayashi, Takashi Nakada, Shinobu Miwa, and Hiroshi Nakamura
(Univ. Tokyo)

Simulation and Architecture Improvements of Atomic Operations on GPU Scratchpad Memory . . . .357
Gerg-Jan van den Braak (Eindhoven), Juan Gómez-Luna (Univ. Córdoba), Henk Corporaal
(Eindhoven), José María González-Linares, and Nicolás Guil (Univ. Malaga)

Session 7

PA-3/CSA-5: Design Space Exploration

Exploiting Dynamic Phase Distance Mapping for Phase-based Tuning of Embedded Systems ........363
Tosiron Adegbija and Ann Gordon-Ross (Univ. Florida)

Towards Efficient Dynamic Data Placement in NoC-Based Multicores ...................................369
Qingchuan Shi, Farrukh Hijaz, and Omer Khan (UC Conn)

SLIDER: Smart Late Injection DEflection Router for Mesh NoCs ........................................377
Bhawna Nayak, John Jose, and Madhu Mutyam (IIT Madras)

TVS-3: Verification

Scalable Trace Signal Selection using Machine Learning ....................................................384
Kamran Rahmani, Prabhat Mishra (Univ. Florida), and Sandip Ray (Intel)

Selecting Critical Implications with Set-Covering Formulation for SAT-Based Bounded Model
Checking ......................................................................................................................390
Mahmoud Elbayoumi, Michael S. Hsiao (Virginia Tech), and Mustafa ElNainay (Alexandria
Univ.)

Equivalence Checking of Partial Designs Using Dependency Quantified Boolean Formulae ....396
Karina Gitina, Sven Reimer, Matthias Sauer, Ralf Wimmer, Christoph Scholl, and Bernd Becker
(Univ. Freiberg)

EDA-3: Quantum Circuit Design Methods

Quipu: High-performance Simulation of Quantum Circuits using Stabilizer Frames ...............404
Héctor J. García and Igor L. Markov (Michigan)

Performance Simulator based on Hardware Resources Constraints for Ion Trap Quantum
Computer ....................................................................................................................411
Muhammad Ahsan, Byung-Soo Choi, and Jungsang Kim (Duke)
QuRE: The Quantum Resource Estimator Toolbox ................................................................. 419

Martin Suchara, John Kubiatowicz (UC Berkeley), Arvin Faruque, Frederic T. Chong (UC Santa Barbara), Ching-Yi Lai, and Gerardo Paz (USC)

Chisel-Q: Designing Quantum Circuits with a Scala Embedded Language ............................. 427

Xiao Liu and John Kubiatowicz (UC Berkeley)

Posters

Towards Analyzing and Improving Robustness of Software Applications to Intermittent and Permanent Faults in Hardware ................................................................. 435

Ankur Sharma, Joseph Sloan (UCLA), Lucas F Wanner (UIUC), Salma H Elmalaki, Mani B Srivastava, and Puneet Gupta (UCLA)

Compiler-Based Approach to Reducing Leakage Energy of Instruction Scratch-Pad Memories .... 439

Yijie Huangfu and Wei Zhang (VCU)

Assessment of Cloud-based Health Monitoring using Homomorphic Encryption .................. 443

Ovunc Kocabas, Tolga Soyata, Jean-Philippe Couderc (Univ. Rochester), Mehmet Aktas, Jean Xia (URMC), and Michael Huang (Univ. Rochester)

Semi-Analytical Current Source Modeling of Near-Threshold Operating Logic Cells Considering Process Variations ................................................................. 447

Qing Xie, Tiansong Cui, Yanzhi Wang, Shahin Nazarian, and Massoud Pedram (USC)

Algorithm Clustering for Multi-algorithm Processor Design ................................................. 451

Madhushika M. E. Karunarathna, Yu-Chu Tian, Colin Fidge, and Ross Hayward (QUT)

CG-Resync: Conversion-Guided Resynchronization for an SSD-based RAID Array ............. 455

Letian Yi, Jiwu Shu, Jiaxin Ou, and Weimin Zheng (Tsinghua Univ.)

Analysis and Minimization of Short-Circuit Current in Mesh Clock Network ....................... 459

Seongbo Shim, Minyoung Mo, Sangmin Kim, and Youngsoo Shin (KAIST)

LPScan: An Algorithm for Supply Scaling and Switching Activity Minimization during Test .... 463

Seetal Potluri (IIT Madras), Satya Trinadh Adireddy (IIT Hyderabad), Chidhambaranathan Rajamanikkan (IIT Madras), and Shankar Balachandran (IIT Madras)

JOP-alarm: Detecting Jump-oriented Programming-based Anomalies in Applications ............ 467

Fan Yao, Jie Chen, and Guru Venkataaramani (GWU)

On Design Vulnerability Analysis and Trust Benchmarks Development ............................... 471

Hassan Salmani, Mohammad Tehranipoor (UConn), and Ramesh Karri (Polytechnic NYU)

Dynamic AC-Scheduling for Hardware Cores with Unknown and Uncertain Information ....... 475

Silvia Lovergine and Fabrizio Ferrandi (Polimi)

Resonant Frequency Divider Design Methodology for Dynamic Frequency Scaling ............. 479

Ying Teng and Baris Taskin (Drexel)

Resource Allocation Algorithms for Guaranteed Service in Application-Specific NoCs ............ 483

Gongming Yang, Hao He, and Jiang Hu (Texas A&M)